SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 • • • • Contains Eight Flip-Flops With Single-Rail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators SN54273, SN74LS273 . . . J OR W PACKAGE SN74273 . . . N PACKAGE SN74LS273 . . . DW OR N PACKAGE (TOP VIEW) CLR 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND description These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect ar the output. 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK 1D 1Q CLR V CC 8Q SN54LS273 . . . FK PACKAGE (TOP VIEW) 2D 2Q 3Q 3D 4D 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 8D 7D 7Q 6Q 6D 4Q GND CLK 5Q 5D These flip-flops are guaranteed to respond to clock frequencies ranging form 0 to 30 megahertz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 39 milliwatts per flip-flop for the ′273 and 10 milliwatts for the ′LS273. logic symbol† FUNCTION TABLE (each flip-flop) INPUTS 1 CLEAR CLOCK D OUTPUT Q L X X L H ↑ H H H ↑ L L H L X Q0 CLR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1 11 3 4 EN C1 1D 2 5 7 6 8 9 13 12 14 15 17 16 18 19 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q † This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, J, N, and W packages. Copyright 1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 schematics of inputs and outputs ′273 EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC 100 Ω NOM Req INPUT OUTPUT Clear: Req = 3 kΩ NOM Clock: Req = 6 kΩ NOM All other inputs: Req = 8 kΩ NOM ′LS273 TYPICAL OF ALL OUTPUTS EQUIVALENT OF EACH INPUT VCC 120 Ω NOM VCC 20 kΩ NOM INPUT OUTPUT logic diagram (positive logic) CLOCK 11 1D 2D 3D 4D 3 4 7 8 1D 1D C1 R CLEAR 1D C1 1D C1 R C1 R R 1 2 1Q 5 2Q 6 3Q 9 4Q Pin numbers shown are for the DW, J, N, and W packages. 2 18 1D C1 R 8D 17 1D C1 R 7D 14 1D C1 R 6D 13 1D C1 R 5D POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 12 5Q 15 6Q 16 7Q 19 8Q SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V Operating free-air temperature range, TA: SN54273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C SN74273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C NOTE 1: Voltage values are with respect to network ground terminal. recommended operating conditions SN54273 Supply voltage, VCC MIN NOM 4.5 5 High-level output current, IOH SN74273 MAX MIN NOM 5.5 4.75 5 – 800 Low-level output current, IOL 16 Clock frequency, fclock 0 Width of clock or clear pulse, tw Setup time, time tsu 30 0 16.5 16.5 Data input 20↑ 20↑ Clear inactive state 25↑ 25↑ Data hold time, th 5↑ Operating free-air temperature, TA – 55 MAX 5.25 V – 800 µA 16 mA 30 MHz ns ns 5↑ 125 UNIT ns 0 70 °C ↑ The arrow indicates that the rising edge of the clock pulse is used for reference. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS† PARAMETER VIH VIL High-level input voltage VIK Input clamp voltage VOH High-level output voltage VOL Low-level output voltage II Input current at maximum input voltage MIN TYP‡ 2 High level input current High-level IIL Low level input current Low-level Clear Clock or D Clear Clock or D VCC = MIN, VCC = MIN, VIL = 0.8 V, II = – 12 mA VIH = 2 V, IOH = – 800 µA VCC = MIN, VIL = 0.8 V, VIH = 2 V, IOH = 16 mA VCC = MAX, VI = 5.5 V VCC = MAX MAX, VI = 2 2.4 4V VCC = MAX MAX, VI = 0 0.4 4V 2.4 UNIT V Low-level input voltage IIH MAX 0.8 V –1.5 V 3.4 V 0.4 1 80 40 – 3.2 – 1.6 V mA µA mA IOS Short-circuit output current§ VCC = MAX – 18 – 57 mA ICC Supply current VCC = MAX, See Note 2 62 94 mA † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at VCC = 5 V, TA = 25°C. § Not more than one output should be shorted at a time. NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3 SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 switching characteristics, VCC = 5 V, TA = 25°C PARAMETER TEST CONDITIONS fmax tPHL Maximum clock frequency tPLH tPHL Propagation delay time, low-to-high-level output from clock MIN TYP 30 40 CL = 15 pF, RL = 400 Ω Ω, See Note 3 Propagation delay time, high-to-low-level output from clear Propagation delay time, high-to-low-level output from clock MAX UNIT MHz 18 27 ns 17 27 ns 18 27 ns NOTE 3: Load circuits and voltage waveforms are shown in Section 1. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Operating free-air temperature range, TA: SN54LS273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C SN74LS273 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C NOTE 1: Voltage values are with respect to network ground terminal. recommended operating conditions SN54LS273 Supply voltage, VCC MIN NOM 4.5 5 High-level output current, IOH MIN NOM 5.5 4.75 5 4 Clock frequency, fclock 0 Width of clock or clear pulse, tw 30 0 20 20 Data input 20↑ 20↑ Clear inactive state 25↑ 25↑ Data hold time, th 5↑ Operating free-air temperature, TA – 55 ↑ The arrow indicates that the rising edge of the clock pulse is used for reference. 4 MAX – 400 Low-level output current, IOL Setup time, time tsu SN74LS273 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 MAX 5.25 V – 400 µA 8 mA 30 MHz ns ns 5↑ 125 0 UNIT ns 70 °C SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR SDLS090 – OCTOBER 1976 – REVISED MARCH 1988 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) VIH VIL High-level input voltage VIK Input clamp voltage VOH High-level output voltage VOL II IIH IIL IOS SN54LS273 TYP‡ MAX TEST CONDITIONS† PARAMETER MIN 2 SN74LS273 TYP‡ MAX MIN 2 Low-level input voltage UNIT V 0.7 0.8 V –1.5 –1.5 V VCC = MIN, VCC = MIN, VIL = VILmax, II = – 18 mA VIH = 2 V, IOH = – 400 µA Low level output voltage Low-level VCC = MIN,, VIL = VILmax, VIH = 2 V,, Input current at maximum input voltage VCC = MAX, VI = 7 V 0.1 0.1 mA VI = 2.7 V VI = 0.4 V 20 20 µA Low-level input current VCC = MAX, VCC = MAX, – 0.4 – 0.4 mA Short-circuit output current§ VCC = MAX – 100 mA High-level input current 2.5 IOL = 4 mA IOL = 8 mA 3.4 0.25 – 20 2.7 0.4 – 100 3.4 V 0.25 0.4 0.35 0.5 – 20 V ICC Supply current VCC = MAX, See Note 2 17 27 17 27 mA † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at VCC = 5 V, TA = 25°C. § Not more than one output should be shorted at a time and duration of short circuit should not exceed one second. NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock. switching characteristics, VCC = 5 V, TA = 25°C PARAMETER TEST CONDITIONS fmax tPHL Maximum clock frequency tPLH tPHL Propagation delay time, low-to-high-level output from clock Propagation delay time, high-to-low-level output from clear CL = 15 pF, RL = 2 kΩ kΩ, See Note 3 Propagation delay time, high-to-low-level output from clock MIN TYP 30 40 MAX UNIT MHz 18 27 ns 17 27 ns 18 27 ns NOTE 3: Load circuits and voltage waveforms are shown in Section 1. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 PACKAGE MATERIALS INFORMATION www.ti.com 27-Dec-2014 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74LS273DWR SOIC DW 20 2000 330.0 24.4 10.8 13.3 2.7 12.0 24.0 Q1 SN74LS273NSR SO NS 20 2000 330.0 24.4 9.0 13.0 2.4 4.0 24.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 27-Dec-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LS273DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74LS273NSR SO NS 20 2000 367.0 367.0 45.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated