ACT5260PC-P10-POD FR4 Adapter The Aeroflex ACT5260PC-P10-POD adapts a QED RM5260 MIPS microprocessor to an R4400PC, R4600 or R4700 processor’s 179 pin PGA footprint. This product allows the evaluation of the latest MIPS IV 5XXX series performance in existing 4XXX series hardware. Some of the performance enhancements include: ■ Allows potentially higher pipeline clock rates due to it multiplication of the input clock by 2,3,4,5,6,7 or 8 compared to the 4XXX series method of multiplying the input clock by only 2, then dividing it down by 2,3,4 etc for output system clock. ■ The RM5260 is a 3.3 volt device with 5 volt tolerant I/O’s. ■ It has a fully operational IEEE 1149.1 JTAG boundary scan interface. ■ On-board supply de-coupling capacitors and PLL filter network. ACT5260 FR4 Adapter eroflex Circuit Technology – RISC TurboEngines For The Future © 9/15/97 SCD5260PC REV A ACT5260 DESCRIPTION: Integer Unit The ACT5260 is a highly integrated superscalar microprocessor that implements a superset of the MIPS IV Instruction Set Architecture(ISA). It has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point unit, an operating system friendly memory management unit with a 48-entry fully associative TLB, a 16 KByte 2-way set associative instruction cache, a 16 KByte 2-way set associative data cache, and a high-performance 64-bit system interface. The ACT5260 can issue both an integer and a floating point instruction in the same cycle. The ACT5260 is ideally suited for high-end embedded control applications such as internetworking, high performance image manipulation, high speed printing, and 3-D visualization. Like the R5000, the ACT5260 implements the MIPS IV Instruction Set Architecture, and is therefore fully upward compatible with applications that run on processors implementing the earlier generation MIPS I-III instruction sets. Additionally, the ACT5260 includes two implementation specific instructions not found in the baseline MIPS IV ISA but that are useful in the embedded market place. Described in detail in a later section, these instructions are integer multiply-accumulate and 3-operand integer multiply. The ACT5260 integer unit includes thirty-two general purpose 64-bit registers, a load/store architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous multiply/divide unit. Additional register resources include: the HI/LO result registers for the two-operand integer multiply/ divide operations, and the program counter(PC). HARDWARE OVERVIEW Register File The ACT5260 offers a high-level of integration targeted at high-performance embedded applications. Some of the key elements of the ACT5260 are briefly described below. The ACT5260 has thirty-two general purpose registers with register location 0 hard wired to zero. These registers are used for scalar integer operations and address calculation. The register file has two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline. Superscalar Dispatch The ACT5260 has an efficient asymmetric superscalar dispatch unit which allows it to issue an integer instruction and a floating-point computation instruction simultaneously. With respect to superscalar issue, integer instructions include alu, branch, load/store, and floating-point load/store, while floating-point computation instructions include floating-point add, subtract, combined multiply-add, converts, etc. In combination with its high throughput fully pipelined floating-point execution unit, the superscalar capability of the ACT5260 provides unparalleled price/performance in computationally intensive embedded applications. ALU The ACT5260 ALU consists of the integer adder/ subtractor, the logic unit, and the shifter. The adder performs address calculations in addition to arithmetic operations, the logic unit performs all logical and zero shift data moves, and the shifter performs shifts and store alignment operations. Each of these units is optimized to perform all operations in a single processor cycle CPU Registers Like all MIPS ISA processors, the ACT5260 CPU has a simple, clean user visible state consisting of 32 general purpose registers, two special purpose registers for integer multiplication and division, a program counter, and no condition code bits. For Detail Information regarding the operation of the Quantum Effect Design (QED) RISCMark RM5260, 64-Bit Superscalar Microprocessor see the QED datasheet. Pipeline For integer operations, loads, stores, and other non-floating-point operations, the ACT5260 uses the simple 5-stage pipeline also found in the circuits R4600, R4700, and R5000. In addition to this standard pipeline, the ACT5260 uses an extended seven stage pipeline for floating-point operations. Like the R5000, the ACT5260 does virtual to physical translation in parallel with cache access. Aeroflex Circuit Technology 2 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 Application Considerations: Although the device has a 4XXX PC 179 pin PGA compatible footprint, it is not a drop-in replacement since the RM5260 has a different clocking scheme. The RM5260 does not generate the system clocks the same as the R4400, R4600 and R4700. Instead, the system clock is an input, which is multiplied up to the pipeline rate. On the adapter, the Tclock and Rclock pins are floating; not connected to anything. SYNCout and IOout are connected to ground to commit possible unconnected CMOS inputs to a level. Depending on the system configuration, accommodating the clocking difference can be as simple as a few re-routing jumpers or generating divisors of the original MasterClock and the addition of some phase-skewing buffers to emulate the Rclock and Tclock system clocks. In addition, the boot time mode bit serial stream needs to be scrutinized before plugging in a RM5260 into an R4700 or R4400 socket. The R4700 is closest to the RM5260 whereas the R4400 is quite different. Figure 2 is an example of what had to be done to an Algorithmics P4000i (IDT79S460) Single Board Computer which was originally configured for an R4700 with a 50 MHz input clock (100 MHz pipeline) and a divide by 2 output clock (50 MHz bus rate). With three wire jumpers, the ACT5260PC-P10-POD was up and running with no changes to the boot and monitor PROM or any recompilation of application programs. In this case, the R4700's modebit stream happened to be compatible, where a board jumper used to change the output clocks (Tclock and Rclock) from divide by 2 to divide by 3 had the effect of changing the Pclock multiplier from 2 to 3, upping the pipeline rate up to 150 Mhz without changing the board oscillator. Oscillator Oscillator 50MHz 50MHz From TCLK RCLK SysClk ACT5260PC TCLK RCLK MASTER CLOCK R4700 To Figure 2 – Setup Example Aeroflex Circuit Technology 3 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 Boot Time Mode Stream Comparison Chart – 5260 vs 4700 5260 Mode Bit 4700 Description Mode Bit Description 0 Reserved (must be zero) 0 4..1 Write-back data rate 0 → DDDD 1 → DDxDDx 2 → DDxxDDxx 3 → DxDxDxDx 4 → DDxxxDDxxx 5 → DDxxxxDDxxxx 6 → DxxDxxDxxDxx 7 → DDxxxxxxDDxxxxxx 8 → DxxxDxxxDxxxDxxx 9−15 reserved 4..1 Write-back data rate 0→D 1 → DDx 2 → DDxx 3 → DxDx 4 → DDxxx 5 → DDxxxx 6 → DxxDxx 7 → DDxxxxxx 8 → DxxxDxxx 9−15 reserved 7..5 Pclock to SysClock Multiplier 0 → Multiply by 2, 1 → Multiply by 3 2 → Multiply by 4, 3 → Multiply by 5 4 → Multiply by 6, 5 → Multiply by 7 6 → Multiply by 8, 7 reserved 7..5 Clock divisor 0 → 2,1 → 3 2 → 4, 3 → 5 4 → 6, 5 → 7 6 → 8, 7 → reserved 8 10..9 Specifies byte ordering. Logically ORed with BigEndian input signal. 0 → Little endian 1 → Big endian 8 00 → R4000 compatible non-block writes, 01 → reserved, 10 → pipelined non-block writes, 11 → non-block write re-issue 10..9 Reserved: Must be zero (0) 0 → Little endian 1 → Big endian 00 → R4000 compatible, 01 → reserved, 10 → pipelined writes, 11 → write re-issue 11 0 → Enable the timer interrupt on Int[5], 1 → Disable the timer interrupt on Int[5]. 11 0 → Enable the timer interrupt on Int[5], 1 → Disable the timer interrupt on Int[5]. 12 Reserved: Must be zero (0) 12 Reserved: Must be zero (0) 14..13 15 17..16 18 Output driver strength 10 → 100% strength (fastest), 11 → 83% strength, 00 → 67% strength, 01 → 50% strength (slowest) 14..13 Output driver strength 10 → 100% strength (fastest), 11 → 83% strength, 00 → 67% strength, 01 → 50% strength (slowest) Reserved: Must be zero (0) 15 0 ⇒ TClock[0] enabled, 1 ⇒ TClock[0] disabled System configuration identifiers - software visible in processor Config[21..20] 16 0 ⇒ TClock[1] enabled, 1 ⇒ TClock[1] disabled 17 0 ⇒ RClock[0] enabled, 1 ⇒ RClock[0] disabled 18 0 ⇒ RClock[1] enabled, 1 ⇒ RClock[1] disabled 0 → Set Timer/Counter to run at Pclock/2 1 → Set Timer/Counter to run at Pclock 21..19 Reserved: Must be zero (0) 24..22 Write address to write data delay in P cycles 000 → 0 cycles(R5000), ..., 111 → 7 cycles 255..25 Reserved: Must be zero (0) Aeroflex Circuit Technology 255..19 4 Reserved: Must be zero (0) SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 SysClock tDO tDO MIN Data Data Data Figure 3 – Output Timing SysClock tDS Data tDH Data Figure 4 – Input Timing SysClock tSCP tSCRise tSCFall ±tJitterIn Figure 5 – SysClock Timing Aeroflex Circuit Technology 5 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 Absolute Maximum Ratings1 Symbol Rating V 0 to +85 °C Case Temperature under Bias -55 to +125 °C Storage Temperature -55 to +125 °C DC Input Current 203 mA DC Output Current 50 mA Terminal Voltage with respect to GND TCASE Operating Temperature TBIAS TSTG IOUT Units 2 -0.5 to 4.6 VTERM IIN Range Notes: 1. Stresses above those listed under "AbsoluteMaximums Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. VIN minimum = -2.0V for pulse width less than 15nS. VIN maximum should not exceed +5.5 Volts. 3. When VIN < 0V or VIN > Vcc. 4. No more than one output should be shorted at one time. Duration of the short should not exceed more than 30 second. Recommended Operating Conditions Symbol Parameter Minimum Maximum Units VCC Power Supply Voltage +3.135 +3.465 V VIH Input High Voltage 0.7VCC VCC + 0.5 V VIL Input Low Voltage -0.5 0.2VCC V TC Operating Temperature Case (Commercial) 0 +85 °C DC Characteristics (VCC = 3.3V ±5%; TCASE = 0°C to +85°C) Parameter Sym Conditions Output Low Voltage VOL1 IOL = 20 µA Output High Voltage VOH1 IOL = 20 µA Output Low Voltage VOL2 IOL = 4 mA Output High Voltage VOH2 IOL = 4 mA 133 / 150MHz Min Max 0.1 Vcc - 0.1 Units V V 0.4 2.4 V V Input High Voltage VIH 0.7VCC VCC + 0.5 V Input Low Voltage VIL -0.5 0.2VCC V Input Current IIN1 VIN = 0V -20 +20 µA Input Current IIN2 VIN = VCC -20 +20 µA Input Current IIN3 VIN = 5.5V -250 +250 µA Input Capacitance CIN 10 pF COUT 10 pF Output Capacitance Aeroflex Circuit Technology 6 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 Power Consumption Parameter Symbol Active Operating Supply Current Standby Current 133MHz, 3.3V Conditions Typ 150MHz, 3.3V 5 Max Typ5 Max Units ICC1 CL = 0pF, 150/75MHz, No SysAD activity TBD TBD TBD TBD mA ICC2 CL = 50pF, 150/75MHz, R4000 write protocol without FPU operation 1000 1750 1150 1950 mA ICC3 CL = 50pF, 150/75MHz, write re-issue or pipelined writes 1100 2000 1250 2250 mA ISB1 CL = 0pF, 150/75MHz TBD TBD mA ISB1 CL = 50pF, 150/75MHz TBD TBD mA Notes: 5. Typical integer instruction mix and cache miss rates. AC Characteristics (VCC = 3.3V ±5%; TCASE = 0°C to +85°C) Capacitive Load Deration 133 / 150MHz Symbol Parameter Units Minimum CLD Maximum 2 Load Derate ns/25pF Clock Parameters 133/150MHz Parameter Symbol Test Conditions Units Min Max SysClock High tSCHigh Transition < 5ns 4 ns SysClock Low tSCLow Transition < 5ns 4 ns SysClock Frequency6 75 MHz tSCP 30 ns Clock Jitter for SysClock tJitterIn ±250 ps SysClock Rise Time tSCRise 5 ns SysClock Fall Time tSCFall 5 ns ModeClock Period tModeCKP 256*tSCP ns JTA Clock Period tJTAGCKP 4*tSCP ns SysClock Period 33 Notes: 6. Operation of the ACT5260 is only guaranteed with the Phase Loop enabled. Aeroflex Circuit Technology 7 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 System Interface Parameters7 133MHz Parameter Symbol Data Output8 150MHz Test Conditions Units Min Max Min Max mode14...13 = 10 (fastest) TBD TBD TBD TBD ns mode14...13 = 11 TBD TBD TBD TBD ns mode14...13 = 00 1.0 8.0 1.0 8.0 ns TBD TBD TBD TBD ns tDO mode14...13 = 01 (slowest) Data Setup tDS tRISE = 5ns 4.0 4.0 ns Data Hold tDH tFALL= 5ns 0 0 ns Notes: 7. Timmings are are measured from from 1.5V of the clock to 1.5V of the signal. 8. Capacitive load for all output timing is 50pF. Boot Time Interface Parameters 133/150MHz Parameter Symbol Test Conditions Units Min Max Mode Data Setup tDS 4 SysClock cycles Mode Data Hold tDH 0 SysClock cycles Aeroflex Circuit Technology 8 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 ACT5260PC Adapter Pinouts 4XXX Signal PGA Pin 5260 Pin 37 39 43 115 119 8 121 125 129 131 135 139 141 145 149 VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCCP VCC VCC VCC VCC A13 A16 B18 C1 D18 F1 G18 H1 J18 K1 K17 L18 M1 N18 R1 VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC 64 VCC VCC VCC VCC V15 B5 T15 U17 N16 N17 B6 B9 B11 C8 G17 T8 L16 B8 H16 U8 L17 E2 D3 B2 A5 B7 C9 B10 B12 C13 C14 C17 D16 M17 T14 U2 B16 U7 T5 V5 U16 R3 P2 C5 A2 A4 A7 A9 151 12 164 166 170 174 16 18 22 183 187 175 179 184 188 176 180 73 74 75 76 79 80 83 84 85 86 NC NC 110 109 107 NC 106 59 63 108 62 61 60 VCC VCC NC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND VSSP GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND T18 U1 V3 V6 V8 V10 V12 V14 V17 T9 A3 A6 A8 A10 A12 A14 A17 A18 B1 C18 D1 F18 G1 H18 J1 K16 K18 L1 M18 N1 P18 R18 T1 U18 V1 V2 V4 V7 V9 V11 V13 V16 V18 VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND 65 GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND A11 VCC NC U10 1112 NC 4XXX Signal PGA Pin 5260 Pin 4XXX Signal PGA Pin 5260 Pin INT0 INT1 INT2 INT3 INT4 INT5 IOIN IOOUT JTCK JTDI JTDO JTMS MODECLK MODEIN MSTRCLK N2 L3 K3 J3 H3 F2 T13 U12 H17 G16 F16 E16 B4 U4 J17 93 94 95 96 97 98 NC GND 49 48 47 50 46 58 B17 E17 F17 L2 M3 C4 N3 R2 T3 U3 T6 T7 T10 T11 U13 MSTROUT RCLK0 RCLK1 SYNCIN SYNCOUT SYSAD0 SYSAD1 SYSAD10 SYSAD11 SYSAD12 SYSAD13 SYSAD14 SYSAD15 SYSAD16 SYSAD17 SYSAD18 SYSAD19 SYSAD2 SYSAD20 SYSAD21 SYSAD22 SYSAD23 SYSAD24 SYSAD25 SYSAD26 SYSAD27 SYSAD28 SYSAD29 SYSAD3 SYSAD30 SYSAD31 SYSAD32 SYSAD33 SYSAD34 SYSAD35 SYSAD36 SYSAD37 SYSAD38 SYSAD39 SYSAD4 SYSAD40 SYSAD41 SYSAD42 SYSAD43 P17 T17 R16 J16 P16 J2 G2 C12 B14 B15 C16 D17 E18 K2 M2 P1 P3 E1 T2 T4 U5 U6 U9 U11 T12 U14 U15 T16 E3 R17 M16 H2 G3 F3 D2 C3 B3 C6 C7 C2 C10 C11 B13 A15 661 NC NC NC NC GND 189 193 26 28 32 36 38 42 114 118 120 124 197 128 130 134 138 140 144 148 150 163 165 199 169 173 190 194 198 200 7 9 13 17 6 19 23 27 29 SYSAD45 SYSAD46 SYSAD47 SYSAD48 SYSAD49 SYSAD5 SYSAD50 SYSAD51 SYSAD52 SYSAD53 SYSAD54 SYSAD55 SYSAD56 SYSAD57 SYSAD58 SYSAD59 SYSAD6 SYSAD60 SYSAD61 SYSAD62 SYSAD63 SYSAD7 SYSAD8 SYSAD9 SYSADC0 SYSADC1 SYSADC2 SYSADC3 SYSADC4 SYSADC5 SYSADC6 SYSADC7 SYSCMD0 SYSCMD1 SYSCMD2 SYSCMD3 SYSCMD4 SYSCMD5 SYSCMD6 SYSCMD7 SYSCMD8 SYSCMDP TCLK0 TCLK1 VCCOK CLDRST EXTRQST FAULT NMI RDRDY RELEASE RESET VALIDOUT VALIDIN WRRDY VCC VCC NC VCC SYSAD44 C15 33 VCC Notes: 1. 5260 pin function SysClk 2. 5260 pin function BigEndian Aeroflex Circuit Technology 9 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700 C C II RR C C UU II TT TT EE C CH HN NO O LL O OG G YY Ordering Information Model Number ACT5260PC-P10-POD Package Outline Bottom View 1 2 3 4 5 6 7 8 Side View 9 10 11 12 13 14 15 16 17 18 .180 .100 BSC V U T R P N M L 1.700 1.840 BSC 1.880 K J .018 H G F E D C B A .050 1.700 BSC .375 MAX 1.840 1.880 Specification subject to change without notice Aeroflex Circuit Technology 35 South Service Road Plainview New York 11830 www.aeroflex.com/act1.htm Aeroflex Circuit Technology Telephone: (516) 694-6700 FAX: (516) 694-6715 Toll Free Inquiries: (800) 843-1553 E-Mail: [email protected] 10 SCD5260PC REV A 9/15/97 Plainview NY (516) 694-6700