Multichannel 96 kHz Codec AD1836A Data Sheet FEATURES APPLICATIONS 5 V multichannel audio system Accepts 16-/18-/20-/24-bit data Supports 24-bit and 96 kHz sample rate Multibit Σ-∆ modulators with data directed scrambling Differential output for optimum performance ADCs: –92 dB THD + N, 105 dB SNR and dynamic range DACs: –95 dB THD + N, 108 dB SNR and dynamic range On-chip volume control with "auto-ramp" function Programmable gain amplifier for ADC input Hardware and software controllable clickless mute Digital de-emphasis processing Supports 256 × fS, 512 × fS, or 768 × fS master clock Power-down mode plus soft power-down mode Flexible serial data port with right justified, left justified, I2S compatible, and DSP serial port modes TDM interface mode supports 8 in/8 out using a single SHARC® SPORT 52-lead MQFP (PQFP) plastic package Home theater systems Automotive audio systems DVD recorders Set-top boxes Digital audio effects processors PRODUCT OVERVIEW The AD1836A is a high performance, single-chip codec that provides three stereo DACs and two stereo ADCs using Analog Devices, Inc., patented multibit Σ-Δ architecture. An SPI® port is included, allowing a microcontroller to adjust volume and many other parameters. The AD1836A operates from a 5 V supply, with provision for a separate output supply to interface with low voltage external circuitry. The AD1836A is available in a 52-lead MQFP (PQFP) package. FUNCTIONAL BLOCK DIAGRAM CCLK DLRCLK DBCLK DSDATA1 DSDATA2 DSDATA3 CDATA CLATCH COUT MCLK CONTROL PORT CLOCK SERIAL DATA I/O PORT ALRCLK ABCLK ASDATA1 ASDATA2 VOLUME VOLUME ADC1L ADC1R - ADC1L 48kHz/96kHz DIGITAL FILTER 48kHz/96kHz - ADC1R 48kHz/96kHz DIGITAL FILTER 48kHz/96kHz VOLUME VOLUME VOLUME ADC2L1 ADC2L2 MUX CAPL1 PGA - ADC2L 48kHz VOLUME DIGITAL FILTER 48kHz DIGITAL FILTER - DAC DIGITAL FILTER - DAC DIGITAL FILTER - DAC MUX ADC2R1 DAC1R DAC2L DAC2R DAC3L DAC3R FILTD CAPL2 CAPR1 ADC2R2 DAC1L PGA - ADC2R 48kHz DIGITAL FILTER 48kHz VREF FILTR CAPR2 PD/RST 2 4 3 2 AVDD AGND DVDD DGND Figure 1. Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2003–2012 Analog Devices, Inc. All rights reserved. AD1836A Data Sheet TABLE OF CONTENTS AD1836A—Specifications ............................................................... 3 Serial Control Port ..................................................................... 12 Absolute Maximum Ratings ............................................................ 8 Power Supply and Voltage Reference....................................... 13 Pin Configuration And Pin Functional Descriptions.................. 9 Serial Data Ports—Data Format ............................................... 13 Functional Overview ...................................................................... 11 SPI Control Registers ................................................................. 19 ADCs ............................................................................................ 11 Outline Dimensions ....................................................................... 23 DACs ............................................................................................ 11 ESD Caution...................................................................................8 Clock Signals ............................................................................... 11 Ordering Guide .......................................................................... 23 Reset and Power-Down ............................................................. 12 REVISION HISTORY 1/12—Rev. 0 to Rev. A Updated Outline Dimensions ....................................................... 23 Changes to Ordering Guide .......................................................... 23 8/03—Revision 0: Initial Version Rev. A | Page 2 of 24 Data Sheet AD1836A AD1836A—SPECIFICATIONS Table 1. Test conditions, unless otherwise noted. Performance of all channels is identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications). Parameter Supply Voltages (AVDD, DVDD) Ambient Temperature Master Clock Input Signal Input Sample Rate Measurement Bandwidth Word Width Load Capacitance (Digital Output) Load Impedance (Digital Output) Input Voltage HI Input Voltage LO Rating 5V 25°C 12.288 MHz (48 kHz fS, 256 × fS Mode) 1.000 kHz, 0 dBFS (Full Scale) 48 kHz 20 Hz to 20 kHz 24 Bits 100 pF 2.5 kΩ 2.4 V 0.8 V Rev. A | Page 3 of 24 AD1836A Data Sheet Table 2. Analog Performance Parameter ANALOG-TO-DIGITAL CONVERTERS DIGITAL-TO-ANALOG CONVERTERS 1 2 ADC Resolution (all ADCs) Dynamic Range (20 Hz to 20 kHz, –60 dB Input) 1, 2 No Filter (RMS), AD1836AAS With A-Weighted Filter (RMS), AD1836AAS No Filter (RMS), AD1836ACS With A-Weighted Filter (RMS), AD1836ACS Total Harmonic Distortion + Noise (–1 dBFS)1 Full-Scale Input Voltage (Differential) Gain Error Interchannel Gain Mismatch Offset Error Gain Drift Interchannel Isolation Programmable Input Gain Gain Step Size CMRR, Direct Input, 100 mV RMS, 1 kHz CMRR, Direct Input, 100 mV RMS, 20 kHz CMRR, PGA Differential Input, 100 mV RMS, 1 kHz CMRR, PGA Differential Input, 100 mV RMS, 20 kHz Input Resistance Input Capacitance Common-Mode Input Volts Dynamic Range (20 Hz to 20 kHz, –60 dB Input)1, 2 No Filter (RMS), AD1836AAS With A-Weighted Filter (RMS), AD1836AAS No Filter (RMS), AD1836ACS With A-Weighted Filter (RMS), AD1836ACS Total Harmonic Distortion + Noise (0 dBFS)1 Full-Scale Output Voltage (Differential) Gain Error Interchannel Gain Mismatch Offset Error Gain Drift Interchannel Isolation Interchannel Phase Deviation Volume Control Step Size (1023 Linear Steps) Volume Control Range (Max Attenuation) Max Attenuation De-emphasis Gain Error Output Resistance at Each Pin VREF (FILTR), Common-Mode Output Min Typ 24 97 100 94 97 102 105 99 102 –92 2.18 (6.16) –5.0 –0.1 –10 0 100 –110 12 3 –77 –72 –57 –57 –83 +5.0 +0.1 +10 –63 –60 –39 –39 10 15 2.25 102 105 99 102 –6.0 –0.3 15 105 108 102 105 –95 2.0 (5.6) 55 150 –110 ±0.1 0.098 60 –100 –85 +6.0 +0.3 95 ±0.1 2.2 115 2.25 Total harmonic distortion + noise and dynamic range typical specifications are for two channels active, max/min are all channels active. Measured with Audio Precision System Two Cascade in rms mode. Averaging mode will show approximately 2 dB better performance. Rev. A | Page 4 of 24 Max 2.3 Unit Bits dB dB dB dB dB V rms (V pp) % dB mV ppm/°C dB dB dB dB dB dB dB kΩ pF V dB dB dB dB dB V rms (V pp) % dB mV ppm/°C dB Degrees % dB dB dB Ω V Data Sheet AD1836A Table 3. Digital I/O Parameter Input Voltage HI (VIH) Input Voltage LO (VIL) Input Leakage (IIH @ VIH = 2.4 V) Input Leakage (IIL @ VIL = 0.8 V) High Level Output Voltage (VOH) IOH = 2 mA Low Level Output Voltage (VOL) IOL = 2 mA Input Capacitance Min 2.2 Typ Max Unit V V µA µA V V pF 0.8 10 10 ODVDD – 0.4 0.5 20 Table 4. Power Supplies Parameter Supplies Dissipation Power Supply Rejection Ratio Min 4.75 3.0 Voltage, DVDD and AVDD Voltage, ODVDD Analog Current Analog Current—Power-Down Digital Current Digital Current—Power-Down Operation—Both Supplies Operation—Analog Supplies Operation—Digital Supplies Power-Down—Both Supplies 1 kHz 300 mV p-p Signal at Analog Supply Pins 20 kHz 300 mV p-p Signal at Analog Supply Pins Typ 5 3.3/5 108 47 78 1.5 930 540 390 243 –60 –50 Max 5.25 5.25 Unit V V mA mA mA mA mW mW mW mW dB dB Table 5. Temperature Range Parameter Specifications Guaranteed Functionality Guaranteed Storage Min –40 –40 –65 Typ 25 Max Unit °C °C Ambient °C Case °C +85 +110 +150 Table 6. Digital Filter @ 44.1 kHz Parameter ADC DECIMATION FILTER DAC INTERPOLATION FILTER Min Pass Band Pass-Band Ripple Transition Band Stop Band Stop-Band Attenuation Group Delay Pass Band Pass-Band Ripple Transition Band Stop Band Stop-Band Attenuation Group Delay Rev. A | Page 5 of 24 Typ 20 ±0.0001 22 24 120 990.20 20 ±0.01 22 24 70 446.35 Max Unit kHz dB kHz kHz dB µs kHz dB kHz kHz dB µs AD1836A Data Sheet Table 7. Timing Specifications Parameter MASTER CLOCK AND RESET SPI PORT DAC SERIAL PORT (Normal Modes) DAC SERIAL PORT (Packed 128 Mode, Packed 256 Mode) ADC SERIAL PORT (Normal Modes) ADC SERIAL PORT (Packed 128 Mode, Packed 256 Mode) ADC SERIAL PORT (TDM Packed AUX) AUXILIARY INTERFACE tMH tML tMCLK fMCLK MCLK High MCLK Low MCLK Period MCLK Frequency tPDR PD/RST Low Comments 512 × fS Mode 512 × fS Mode 512 × fS Mode 512 × fS Mode Min 18 18 36 Max 27 Unit ns ns ns MHz 5 ns tPDRR PD/RST Recovery Reset to Active Output 4500 tMCLK tCHH tCHL tCDS tCDH CCLK High CCLK Low CDATA Setup CDATA Hold To CCLK Rising From CCLK Rising 10 10 5 5 ns ns ns ns tCLS CLATCH Setup To CCLK Rising 5 ns tCLH CLATCH Hold From CCLK Falling 5 ns tCODE tCOD tCOH tCOTS tDBH tDBL fDB tDLS tDLH tDDS tDDH tDBH tDBL fDB tDLS tDLH tDDS tDDH tABD COUT Enable COUT Delay COUT Hold COUT Three-State DBCLK High DBCLK Low DBCLK Frequency DLRCLK Setup DLRCLK Hold DSDATA Setup DSDATA Hold DBCLK High DBCLK Low DBCLK Frequency DLRCLK Setup DLRCLK Hold DSDATA Setup DSDATA Hold ABCLK Delay From CCLK Falling From CCLK Falling From CCLK Falling From CCLK Falling tALS tABDD tABD LRCLK Skew ASDATA Delay ABCLK Delay tALS tABDD tABD LRCLK Skew ASDATA Delay ABCLK Delay tALS tABDD tDDS tDDH tAXDS tAXDH tDXDD LRCLK Skew ASDATA Delay DSDATA1 Hold DSDATA1 Hold AAUXDATA Setup AAUXDATA Hold DAUXDATA Delay To DBCLK Rising From DBCLK Rising To DBCLK Rising From DBCLK Rising To DBCLK Rising From DBCLK Rising To DBCLK Rising From DBCLK Rising From MCLK Transition, 256 × fS Mode From MCLK Rising, 512 × fS Mode From ABCLK Falling From ABCLK Falling From MCLK Transition, 256 × fS Mode From MCLK Rising, 512 × fS Mode From ABCLK Falling From ABCLK Falling From MCLK Transition, 256 × fS Mode From MCLK Rising, 512 × fS Mode From ABCLK Falling From ABCLK Falling To ABCLK Rising From ABCLK Rising To AUXBCLK Rising From AUXBCLK Rising From AUXBCLK Falling Rev. A | Page 6 of 24 10 10 15 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns –2 +2 5 15 ns ns ns –2 +2 5 15 ns ns ns –2 +2 5 ns ns ns ns ns ns ns 0 10 15 15 64 × fS 0 10 0 20 15 15 256 × fS 0 10 0 20 0 7 7 10 25 Data Sheet AD1836A Table 7. Timing Specifications (Continued) Parameter AUXILIARY INTERFACE (Master Mode) AUXILIARY INTERFACE (Slave Mode) tXBD AUXBCLK Delay tXLS tXBH tXBL fXB tDLS tDLH AUXLRCLK Skew AUXBCLK High AUXBCLK Low AUXBCLK Frequency AUXLRCLK Setup AUXLRCLK Hold Comments From MCLK Transition, 256 × fS Mode From MCLK Rising, 512 × fS Mode From AUXBCLK Falling To AUXBCLK Rising From AUXBCLK Rising Rev. A | Page 7 of 24 Min Max 15 Unit ns –3 60 60 64 × fS 5 15 +3 ns ns ns ns ns ns AD1836A Data Sheet ABSOLUTE MAXIMUM RATINGS Table 8. AD1836A Absolute Maximum Ratings Parameter Analog (AVDD) Digital (DVDD) Input Current (Except Supply Pins) Analog Input Voltage (Signal Pins) Digital Input Voltage (Signal Pins) Ambient Temperature (Operating) Min –0.3 –0.3 Max +6 +6 ±20 AVDD + 0.3 DVDD + 0.3 +85 –0.3 –0.3 –40 Unit V V mA V V °C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. Table 9. Package Characteristics Parameter Min θJA (Thermal Resistance [Junction to Ambient]) θJC (Thermal Resistance [Junction to Case]) Typ 45 18 Max ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Rev. A | Page 8 of 24 Unit °C/W °C/W Data Sheet AD1836A DSDATA2 DVDD ABCLK DSDATA3 MCLK ALRCLK ASDATA1 ODVDD COUT ASDATA2 CCLK CLATCH DGND PIN CONFIGURATION AND PIN FUNCTIONAL DESCRIPTIONS 52 51 50 49 48 47 46 45 44 43 42 41 40 DVDD 1 CDATA 2 38 DGND DSDATA1 PD/RST 3 OUTLP3 4 37 DBCLK 36 DLRCLK OUTLN3 5 OUTLP2 6 35 OUTRP3 OUTRN3 39 PIN 1 IDENTIFIER OUTLN2 7 OUTLP1 8 AD1836A 34 TOP VIEW (Not to Scale) 33 32 OUTRP2 OUTRN2 OUTLN1 9 31 OUTRP1 AVDD 10 30 OUTRN1 AGND 11 FILTD 12 29 AGND 28 AGND 27 FILTR 13 ADC2INRP/CAPR2 ADC2INRN/CAPR1 ADC2INR2 ADC2INR1 ADC2INL1 ADC2INL2 ADC1INRN ADC2INLP/CAPL2 ADC2INLN/CAPL1 ADC1INLN ADC1INRP AVDD ADC1INLP AGND 14 15 16 17 18 19 20 21 22 23 24 25 26 Figure 2. 52-Lead MQFP Table 10. Pin Function Descriptions—52-Lead MQFP Pin No. 1 2 3 In/Out I I I 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 O O O O O O I I I I I I I I I I I I Mnemonic DVDD CDATA PD/RST OUTLP3 OUTLN3 OUTLP2 OUTLN2 OUTLP1 OUTLN1 AVDD AGND FILTD FILTR AGND AVDD ADC1INLP ADC1INLN ADC1INRP ADC1INRN ADC2INLP/CAPL2 ADC2INLN/CAPL1 22 23 24 25 26 I I I I I ADC2INL1 ADC2INL2 ADC2INR2 ADC2INR1 ADC2INRN/CAPR1 Description Digital Power Supply. Connect to digital 5 V supply. Serial Control Input. Power-Down Reset (Active Low). DAC 3 Left Positive Output. DAC 3 Left Negative Output. DAC 2 Left Positive Output. DAC 2 Left Negative Output. DAC 1 Left Positive Output. DAC 1 Left Negative Output. Analog Power Supply. Connect to analog 5 V. Analog Ground. Filter Capacitor Connection. Bypass with 10 µF||100 nF to AGND. Voltage Reference Filter Capacitor Connection. Bypass with 10 µF||100 nF to AGND. Analog Ground. Analog Power Supply. Connect to analog 5 V supply. ADC1 Left Positive Input. ADC1 Left Negative Input. ADC1 Right Positive Input. ADC1 Right Negative Input. ADC2 Left Positive Input (Direct Mode)/ADC2 Left Decoupling Cap (MUX/PGA and PGA Differential Mode). ADC2 Left Negative Input (Direct Mode)/ADC2 Left Decoupling Capacitor (MUX/PGA and PGA Differential Mode). ADC2 Left Input 1 (MUX/PGA Mode)/Left Positive Input (PGA Differential Mode). ADC2 Left Input 2 (MUX/PGA Mode)/Left Negative Input (PGA Differential Mode). ADC2 Right Input 2 (MUX/PGA Mode)/Right Negative Input (PGA Differential Mode). ADC2 Right Input 1 (MUX/PGA Mode)/Right Positive Input (PGA Differential Mode). ADC2 Right Negative Input (Direct Mode)/ADC2 Right Decoupling Capacitor (MUX/PGA and PGA Differential Mode). Rev. A | Page 9 of 24 AD1836A Data Sheet Pin No. 27 In/Out I Mnemonic ADC2INRP/CAPR2 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 I I O O O O O O I/O I/O I I I I I O O I I O O O I 51 52 I I AGND AGND OUTRN1 OUTRP1 OUTRN2 OUTRP2 OUTRN3 OUTRP3 DLRCLK DBCLK DSDATA1 DGND DVDD DSDATA2 DSDATA3 ABCLK ALRCLK MCLK ODVDD ASDATA1 ASDATA2 COUT CLATCH CCLK DGND Description ADC2 Right Positive Input (Direct Mode)/ADC2 Right Decoupling Capacitor (MUX/PGA and PGA Differential Mode). Analog Ground. Analog Ground. DAC 1 Right Negative Output. DAC 1 Right Positive Output. DAC 2 Right Negative Output. DAC 2 Right Positive Output. DAC 3 Right Negative Output. DAC 3 Right Positive Output. LR Clock for DACs. Bit Clock for DACs. DAC Input 1 (Input to DAC 1 L and R). Digital Ground. Digital Power Supply. Connect to digital 5 V supply. DAC Input 2 (Input to DAC 2 L and R). DAC Input 3 (Input to DAC 3 L and R). Bit Clock for ADCs. LR Clock for ADCs. Master Clock Input. Digital Output Driver Power Supply. Connect to 3.3 V or 5 V logic supply. ADC Serial Data Output 1 (ADC 1 L and R). ADC Serial Data Output 2 (ADC 2 L and R). Output for Control Data. Latch Input for Control Data. Control Clock Input for Control Data. Digital Ground. Rev. A | Page 10 of 24 Data Sheet AD1836A FUNCTIONAL OVERVIEW ADCs There are four ADC channels in the AD1836A configured as two independent stereo pairs. One stereo pair is the primary ADC and has fully differential inputs. The second pair can be programmed to operate in one of three possible input modes (programmed via SPI ADC Control Register 3). The ADC section may also operate at a sample rate of 96 kHz with only the two primary channels active. The ADCs include an on-board digital decimation filter with 120 dB stop-band attenuation and linear phase response, operating at an oversampling ratio of 128 (for 4-channel 48 kHz operation) or 64 (for 2-channel 96 kHz operation). The primary ADC pair should be driven from a differential signal source for best performance. The input pins of the primary ADC connect directly to the internal switched capacitors. To isolate the external driving op amp from the “glitches” caused by the internal switched capacitors, each input pin should be isolated by using a series-connected external 100 Ω resistor together with a 1 nF capacitor connected from each input to ground. This capacitor must be of high quality, for example, ceramic NPO or polypropylene film. The secondary input pair can operate in one of three modes: • Direct differential inputs (driven the same way as the primary ADC inputs described above). • PGA mode with differential inputs. In this mode, the PGA amplifier can be programmed using the SPI port to give an input gain of 0 dB to 12 dB in steps of 3 dB. External capacitors are used after the PGA to supply filtering for the switched capacitor inputs. • Single-ended MUX/PGA mode. In this mode, two singleended stereo inputs are provided that can be selected using the SPI port. Input gain can be programmed from 0 dB to 12 dB in steps of 3 dB. External capacitors are used to supply filtering for the switched capacitor inputs. Peak level information for each ADC may be read from the SPI port through Registers 12 to 15. The data is supplied as a 10-bit word with a maximum range of 0 dB to –60 dB and a resolution of 1 dB. The registers hold peak information until read; after reading, the registers are reset so that new peak information can be acquired. Refer to the register descriptions for the details on this format. A digital high-pass filter can be switched in line with the ADCs under SPI control to remove residual dc offsets. It has a 1.3 Hz, 6 dB per octave cutoff at a 44.1 kHz sample rate. The cutoff frequency will scale directly with sample frequency. Note that it does not remove these offsets from the peak level measurement. The voltage at the VREF pin, FILTR (~2.25 V), can be used to bias external op amps that buffer the input signals. See the Power Supply and Voltage Reference section. DACs The AD1836A has six DAC channels arranged as three independent stereo pairs, with six fully differential analog outputs for improved noise and distortion performance. Each channel has its own independently programmable attenuator, adjustable in 1024 linear steps. Digital inputs are supplied through three serial data input pins (one for each stereo pair) and a common frame (DLRCLK) and bit (DBCLK) clock. Alternatively, one of the “packed data” modes may be used to access all six channels on a single TDM data pin. Each set of differential output pins sits at the dc level of VREF and swings ±1.4 V for a 0 dB digital input signal. A single op amp third order external low-pass filter is recommended to remove high frequency noise present on the output pins, as well as to provide differential-to-single-ended conversion. Note that the use of op amps with low slew rate or low bandwidth may cause high frequency noise and tones to fold down into the audio band; care should be exercised in selecting these components. The voltage at the VREF pin, FILTR (~2.25 V), can be used to bias the external op amps that buffer the output signals. See the Power Supply and Voltage Reference section. CLOCK SIGNALS The master clock frequency can be selected for 256, 512, or 768 times the sample rate. The default at power-up is 256 × fS. For operation at 96 kHz, the master clock frequency should stay at the same absolute frequency. For example, if the AD1836A is programmed in 256 × fS, 48 kHz mode, the frequency of the master clock would be 256 × 48 kHz = 12.288 MHz. If the AD1836A is then switched to 96 kHz operation (via writing to the SPI port), the frequency of the master clock should remain at 12.288 MHz (which is now 128 × fS). The internal clock used in the AD1836A is 512 × fS (48 kHz mode) or 256 × fS (96 kHz mode). A clock doubler is used to generate this internal master clock from the external clock in the 256 × fS and 768 × fS modes. To maintain the highest performance possible, it is recommended that the clock jitter of the master clock signal be limited to less than 300 ps rms, measured using the edge-toedge technique. Even at these levels, extra noise or tones may appear in the DAC outputs if the jitter spectrum contains large spectral peaks. It is highly recommended that an independent crystal oscillator generate the master clock. In addition, it is especially important that the clock signal should not be passed Rev. A | Page 11 of 24 AD1836A Data Sheet through an FPGA or other large digital chip before being applied to the AD1836A. In most cases, this will induce clock jitter due to the fact that the clock signal is sharing common power and ground connections with other unrelated digital output signals. The six DAC channels use a common serial bit clock to clock in the serial data and a common left-right framing clock. The four ADC channels output a common serial bit clock and a left-right framing clock. The clock signals are all synchronous with the sample rate. RESET AND POWER-DOWN SERIAL CONTROL PORT The AD1836A has an SPI compatible control port that permits programming the internal control registers for the ADCs and DACs and for reading the ADC signal level from the internal peak detectors. The DAC output levels may be independently programmed by means of an internal digital attenuator adjustable in 1024 linear steps. The SPI control port is a 4-wire serial control port. The format is similar to the Motorola SPI format except the input data-word is 16 bits wide. The maximum serial bit clock frequency is 8 MHz and may be completely asynchronous to the sample rate of the ADCs and DACs. Figure 3 shows the format of the SPI signal. Reset will power down the chip and set the control registers to their default settings. After reset is de-asserted, an initialization routine will run inside the AD1836A to clear all memories to zero. This initialization lasts for approximately 4500 MCLKs. All control registers are write-only. They cannot be read back. The ADC peak registers are read-only. They are reset to zero each time they are read and are updated at the next sample time. The power-down bit in the DAC Control Register 1 and ADC Control Register 1 will power down the respective digital section. The analog circuitry does not power down. All other register settings are retained. Due to an anomaly in the SPI interface, when a write to a DAC control register follows after a read or a write to an ADC register, it may not be executed properly. Any such write should be performed twice. To avoid possible synchronization problems, if MCLK is 512 fS or 768 fS, the clock rate should be set in ADC Control Register 3 within the first 3072 MCLK cycles after reset, or DLRCLK and DBCLK should be withheld until after the internal initialization completes (see above). CLATCH CCLK CDATA COUT D15 D14 D0 D9 D8 D0 Figure 3. Format of SPI Signal Rev. A | Page 12 of 24 Data Sheet AD1836A POWER SUPPLY AND VOLTAGE REFERENCE SERIAL DATA PORTS—DATA FORMAT The AD1836A is designed for 5 V supplies. Separate power supply pins are provided for the analog and digital sections. These pins should be bypassed with 100 nF ceramic chip capacitors, as close to the pins as possible, to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least 22 μF should also be provided on the same PC board as the codec. For critical applications, improved performance will be obtained with separate supplies for the analog and digital sections. If this is not possible, it is recommended that the analog and digital supplies be isolated by means of a ferrite bead in series with each supply. It is important that the analog supply be as clean as possible. The ADC serial data output mode defaults to the popular I2S format, where the data is delayed by 1 BCLK interval from the edge of the LRCLK. By programming Bits 8 and 9 in ADC Control Register 2, the serial mode can be changed to right justified (RJ), left justified DSP (DSP), left justified (LJ), Packed Mode 128, or Packed Mode 256. In the RJ mode, it is necessary to set Bits 6 and 7 to define the width of the data-word. For ease in interfacing to various logic families, the digital output drivers are supplied from the ODVDD pin. For CMOS logic, this should be connected to the 5 V digital supply. For 3.3 V logic, it should be connected to the 3.3 V supply. For TTL levels, it can be tied to either. All digital inputs are compatible with TTL and CMOS levels. The internal voltage reference VREF is brought out on Pin 13 (FILTR) and should be bypassed as close as possible to the chip, with a parallel combination of 10 μF and 100 nF. The reference voltage may be used to bias external op amps to the commonmode voltage of the input and output signal pins. The current drawn should be limited to less than 50 μA. This source can be connected directly to op amp inputs but should be buffered if it is required to drive resistive networks. The FILTD pin should be connected to an external grounded capacitor. This pin is used to reduce the noise of the internal DAC bias circuitry, thereby reducing the DAC output noise. In some cases, this capacitor may be eliminated with little effect on performance. The DAC serial data input mode defaults to I2S. By programming Bits 5, 6, and 7 in DAC Control Register 1, the mode can be changed to RJ, DSP, LJ, Packed Mode 128, or Packed Mode 256. The word width defaults to 24 bits but can be changed by programming Bits 3 and 4 in DAC Control Register 1. The packed modes accept six channels of data at the DSDATA1 input pin, which is routed independently to each of the six internal DACs. A special “auxiliary mode” is provided to allow two external stereo ADCs and one external stereo DAC to be interfaced with the AD1836A to provide 8 in/8 out operation. In addition, this mode supports glueless interface to a single SHARC DSP serial port, allowing a SHARC DSP to access all eight channels of analog I/O. In this special mode, many pins are redefined; see Table 11 for a list of redefined pins. Two versions of this mode are available. In the master mode, the AD1836A provides the LRCLK and BCLK signals for the external ADCs and DAC. In the slave mode, external ADC1 provides the LRCLK and BCLK signals (which must be divided down properly from the external master clock), and the AD1836A will sync to these external clocks. In the absence of the external ADC clocks in slave mode, the ALRCLK and ABCLK outputs of the AD1836A (TDM frame sync and bit clock) will default to be the same as in master mode. See Figure 9 through Figure 11 for details of these modes. Figure 12 shows the internal signal flow diagram of the auxiliary mode. The following figures show the serial mode formats. Rev. A | Page 13 of 24 AD1836A Data Sheet LRCLK LEFT CHANNEL RIGHT CHANNEL BCLK SDATA MSB LSB MSB LSB LEFT JUSTIFIED MODE––16 BITS TO 24 BITS PER CHANNEL LEFT CHANNEL LRCLK RIGHT CHANNEL BCLK SDATA LSB MSB I2S MSB LSB MODE––16 BITS TO 24 BITS PER CHANNEL RIGHT CHANNEL LEFT CHANNEL LRCLK BCLK MSB SDATA MSB LSB LSB RIGHT JUSTIFIED MODE––SELECT NUMBER OF BITS PER CHANNEL LRCLK BCLK SDATA MSB MSB LSB DSP MODE––16 BITS TO 24 BITS PER CHANNEL 1/fS NOTES 1. DSP MODE DOES NOT IDENTIFY CHANNEL 2. LRCLK NORMALLY OPERATES AT fS EXCEPT FOR DSP MODE WHICH IS 2 × fS 3. BCLK FREQUENCY IS NORMALLY 64 × LRCLK BUT MAY BE OPERATED IN BURST MODE Figure 4. Stereo Serial Modes Rev. A | Page 14 of 24 LSB Data Sheet AD1836A LRCLK 128 BCLKs BCLK 32 BCLKs DATA SLOT 1 LEFT 0 SLOT 2 LEFT 1 SLOT 3 RIGHT 0 SLOT 4 RIGHT 1 LRCLK BCLK MSB MSB–1 DATA MSB–2 Figure 5. ADC Packed Mode 128 LRCLK 256 BCLKs BCLK 32 BCLKs DATA SLOT 1 LEFT 0 SLOT 2 LEFT 1 SLOT 3 SLOT 5 SLOT 6 SLOT 4 RIGHT 0 RIGHT 1 SLOT 7 SLOT 8 LRCLK BCLK MSB MSB–1 MSB–2 DATA Figure 6. ADC Packed Mode 256 LRCLK 128 BCLKs BCLK DATA 20 BCLKs SLOT 1 LEFT 0 SLOT 2 LEFT 1 SLOT 3 LEFT 2 SLOT 4 RIGHT 0 SLOT 5 RIGHT 1 SLOT 6 RIGHT 2 LRCLK BCLK MSB MSB–1 DATA MSB–2 Figure 7. DAC Packed Mode 128 LRCLK 256 BCLKs BCLK DATA 32 BCLKs SLOT 1 LEFT 0 SLOT 2 LEFT 1 SLOT 3 LEFT 2 SLOT 4 RIGHT 0 SLOT 5 RIGHT 1 LRCLK BCLK MSB MSB–1 MSB–2 DATA Figure 8. DAC Packed Mode 256 Rev. A | Page 15 of 24 SLOT 6 RIGHT 2 AD1836A Data Sheet FSTDM TDM INTERFACE BCLK TDM ASDATA1 TDM (OUT) ASDATA1 MSB TDM MSB TDM 1ST CH 8TH CH INTERNAL ADC L0 INTERNAL ADC L1 AUX_ADC L0 AUX_ADC L1 INTERNAL ADC R0 INTERNAL ADC R1 AUX_ADC R0 AUX_ADC R1 32 DSDATA1 TDM (IN) DSDATA1 MSB TDM MSB TDM 1ST CH 8TH CH INTERNAL DAC L0 INTERNAL DAC L1 INTERNAL DAC L2 AUX_DAC L0 INTERNAL DAC R0 INTERNAL DAC R1 INTERNAL DAC R2 AUX_DAC R0 32 AUX – I2S INTERFACE AUX LRCLK I2S (FROM AUX ADC NO. 1) RIGHT LEFT AUX BCLK I2S (FROM AUX ADC NO. 1) AAUXDATA1 (IN) (FROM AUX ADC NO. 1) I2S––MSB LEFT I2S––MSB RIGHT AAUXDATA2 (IN) (FROM AUX ADC NO. 2) I2S––MSB LEFT I2S––MSB RIGHT DAUXDATA (OUT) (TO AUX DAC) I2S––MSB LEFT I2S––MSB RIGHT NOTE AUX BCLK FREQUENCY IS 64 × FRAME RATE; TDM BCLK FREQUENCY IS 256 × FRAME RATE. FSTDM FOLLOWS AUX LRCLK BY 3 1/2 ± 1/2 TDM BCLK IN BOTH MASTER AND SLAVE MODES. Figure 9. AUX Mode Timing (Note that the Clocks Are Not to Scale) Rev. A | Page 16 of 24 AD1836A 12.288MHz TxDATA TxCLK TFS (NC) RxDATA 30MHz SHARC IS ALWAYS RUNNING IN SLAVE MODE (INTERRUPT-DRIVEN) SHARC RxCLK FSYNC-TDM (RFS) Data Sheet LRCLK ASDATA1 ALRCLK ABCLK DSDATA1 ADC NO. 1 BCLK SLAVE DATA LRCLK MCLK DLRCLK/AUXLRCLK LRCLK DBCLK/AUXBCLK (64fS) BCLK ASDATA2/DAUXDATA DATA MCLK DSDATA2/AAUXDATA1 ADC NO. 2 BCLK SLAVE DATA AD1836A MASTER DSDATA3/AAUXDATA2 MCLK DAC MCLK 12.288MHz TxDATA TxCLK TFS (NC) RxDATA 30MHz SHARC IS ALWAYS RUNNING IN SLAVE MODE (INTERRUPT-DRIVEN) SHARC RxCLK FSYNC-TDM (RFS) Figure 10. AUX Mode Connection to SHARC (Master Mode) LRCLK ASDATA1 ALRCLK ABCLK DSDATA1 ADC NO. 1 BCLK MASTER DATA LRCLK MCLK LRCLK ADC NO. 2 BCLK SLAVE DATA MCLK DLRCLK/AUXLRCLK DSDATA2/AAUXDATA1 DSDATA3/AAUXDATA2 DBCLK/AUXBCLK (64fS) BCLK ASDATA2/DAUXDATA DATA MCLK AD1836A SLAVE MCLK Figure 11. AUX Mode Connection to SHARC (Slave Mode) Rev. A | Page 17 of 24 DAC AD1836A Data Sheet Table 11. Pin Function Changes in AUX Mode Pin Name (I2S/AUX Mode) ASDATA1(O) ASDATA2(O)/DAUXDATA(O) DSDATA1(I) DSDATA2(I)/AAUXDATA(I) DSDATA3(I)/AAUXDATA2(I) ALRCLK(O) ABCLK(O) DLRCLK(I)/AUXLRCLK(I/O) I2S Mode I2S Data Out, Internal ADC1 I2S Data Out, Internal ADC2 I2S Data In, Internal DAC1 I2S Data In, Internal DAC2 I2S Data In, Internal DAC3 LRCLK for Internal ADC1, ADC2 BCLK for Internal ADC1, ADC2 LRCLK In/Out Internal DACs DBCLK(I)/AUXBCLK(I/O) BCLK In/Out Internal DACs AUX Mode TDM Data Out, to SHARC AUX—I2S Data Out (to External DAC) TDM Data In, from SHARC AUX—I2S Data In 1 (to External ADC) AUX—I2S Data In 2 (to External ADC) TDM Frame Sync Out, to SHARC TDM BCKL Out, to SHARC AUX LRCLK In/Out, Driven by External IRCLK from ADC (in slave mode). In master mode, driven by internal MCLK/512. AUX BCLK In/Out, Driven by External BCLK from ADC (in slave mode). In master mode, driven by internal MCLK/8. ADC SYNC AUXBCLK AUXLRCLK AUXDATA2 SYNC SIGNAL DERIVED FROM AUXLRCLK USED TO RESET INTERNAL ADC COUNTER I2S DECODE LRCLK ALRCLK ABCLK ABCLK SPORT ASDATA1 ASDATA1 DATA TO SHARC 4 ADCS AUXDATA1 ASDATA1 MCLK I2S TIMING GEN ASDATA2/DAUXDATA MUX DATA TO EXT DAC LRCLK BCLK BCLK AND LRCLK FOR EXT DAC COMES FROM ADC BCLK, LRCLK. MUST BE IN I2S MODE. AUXDATA FROM SHARC DSDATA1 DSDATA1 FROM EXT A/D DSDATA2/AUXDATA1 DSDATA2 FROM EXT A/D DSDATA3/AUXDATA2 DSDATA3 LRCLK DLRCLK/AUXLRCLK I2S FORMATTER AUXLRCLK AUXBCLK MUX SPORT BCLK DBCLK/AUXBCLK 6 MAIN CHANNELS MUX DAC MASTER/SLAVE MODE, FROM ADC SPI PORT 2 AUX CHANNELS INDICATES MUX POSITION FOR AUX-TDM MODE Figure 12. Extended TDM Mode (Internal Flow Diagram) Rev. A | Page 18 of 24 6-CH DAC Data Sheet AD1836A SPI CONTROL REGISTERS Note that all control registers default to zero at power-up. Table 12. Serial SPI Word Format Register Address 15:12 4 Bits Read/Write 11 1 = Read 0 = Write Reserved 10 0 Data Field 9:0 10 Bits Table 13. Register Addresses and Functions Register Address Bit 15 Bit 14 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 Bit 13 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 Bit 12 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 RD/WR Bit 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reserved Bit 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Function Bits 9:0 DAC Control 1 DAC Control 2 DAC1L Volume DAC1R Volume DAC2L Volume DAC2R Volume DAC3L Volume DAC3R Volume ADC1L—Peak Level (Read-Only) ADC1R—Peak Level (Read-Only) ADC2L—Peak Level (Read-Only) ADC2R—Peak Level (Read-Only) ADC Control 1 ADC Control 2 ADC Control 3 Reserved Table 14. DAC Control Register 1 Packed Mode: Eight channels are “packed” in DSDATA1 serial input. Packed Mode 128: Refer to Figure 7. Packed Mode 256: Refer to Figure 8. Address 15, 14, 13, 12 0000 RD/WR 11 0 Reserved 10 0 Function De-emphasis 9, 8 00 = None 01 = 44.1 kHz 10 = 32.0 kHz 11 = 48.0 kHz Serial Mode 7, 6, 5 000 = I2S 001 = RJ 010 = DSP 011 = LJ 100 = Packed Mode 256 101 = Packed Mode 128 110 = Reserved 111 = Reserved Rev. A | Page 19 of 24 Data-Word Width 4, 3 00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved Power-Down 2 0 = Normal 1 = PWRDWN Interpolator Mode 1 0 = 8× (48 kHz) 1 = 4× (96 kHz) Reserved 0 0 AD1836A Data Sheet Table 15. DAC Control Register 2 Address RD/WR Reserved 15, 14, 13, 12 0001 11 0 10, 9, 8, 7, 6 00000 DAC Mute DAC3R 5 0 = On 1 = Mute DAC3L 4 0 = On 1 = Mute DAC2R 3 0 = On 1 = Mute DAC2L 2 0 = On 1 = Mute DAC1R 1 0 = On 1 = Mute DAC1L 0 0 = On 1 = Mute Table 16. DAC Volume Registers Address RD/WR 15, 14, 13, 12 0010: DAC1L 0011: DAC1R 0100: DAC2L 0101: DAC2R 0110: DAC3L 0111: DAC3R 11 0 Function Volume 9:0 0 to 1023 in 1024 Linear Steps Reserved 10 0 Table 17. ADC Control Register 1 Address RD/WR Reserved 15, 14, 13, 12 1100 11 0 10, 9 00 Function Filter 8 0 = DC 1 = High Pass Power-Down 7 0 = Normal 1 = PWRDWN Sample Rate 6 0 = 48 kHz 1 = 96 kHz Left Gain 5, 4, 3 000 = 0 dB 001 = 3 dB 010 = 6 dB 011 = 9 dB 100 = 12 dB 101 = Reserved 110 = Reserved 111 = Reserved Right Gain 2, 1, 0 000 = 0 dB 001 = 3 dB 010 = 6 dB 011 = 9 dB 100 = 12 dB 101 = Reserved 110 = Reserved 111 = Reserved Table 18. ADC Control Register 2 Packed Mode: Eight channels are “packed” in ASDATA1 serial output. Packed Mode 128: Refer to Figure 5. Packed Mode 256: Refer to Figure 6. Packed Mode AUX: Refer to Figure 9 to Figure 11. Note that Packed AUX mode affects the entire chip, including the DAC serial mode. Address RD/WR Reserved 15, 14, 13, 12 1101 11 0 10 0 Master/Slave AUX Mode 9 0 = Slave 1 = Master SOUT Mode Word Width 8, 7, 6 000 = I2S 001 = RJ 010 = DSP 011 = LJ 100 = Packed Mode 256 101 = Packed Mode 128 110 = Packed Mode AUX 5, 4 00 = 24 Bits 01 = 20 Bits 10 = 16 Bits 11 = Reserved Rev. A | Page 20 of 24 ADC Mute ADC2R 3 0 = On 1 = Mute ADC2L 2 0 = On 1 = Mute ADC1R 1 0 = On 1 = Mute ADC1L 0 0 = On 1 = Mute Data Sheet AD1836A Table 19. ADC Control Register 3 When changing clock mode, other SPI bits that are written during the same SPI transaction may be lost. Therefore, it is recommended that these be set separately. Function Address RD/WR Reserved Clock Mode 15, 14, 13, 12 1110 11 10, 9, 8 7, 6 0 000 00 = 256 × fS 01 = 512 × fS 10 = 768 × fS Left Differential I/P Select 5 Right Differential I/P Select 4 Left MUX/PGA Enable 3 Left MUX I/P Select 2 Right MUX/PGA Enable 1 Right MUX I/P Select 0 0 = Differential PGA Mode 1 = PGA/MUX Mode (SingleEnded Input) 0 = Differential PGA Mode 1 = PGA/MUX Mode (SingleEnded Input) 0 = Direct 1 = MUX/PGA 0 = I/P 0 1 = I/P 1 0 = Direct 1 = MUX/PGA 0 = I/P 0 1 = I/P 1 Table 20. ADC Peak Level Data Registers Address RD/WR Reserved 15, 14, 13, 12 1000 = ADC1L 1001 = ADC1R 1010 = ADC2L 1011 = ADC2R 11 1 10 0 Peak Level Data (10 Bits) 6 Data Bits 9:4 000000 = 0.0 dBFS 000001 = –1.0 dBFS 000010 = –2.0 dBFS 000011 = –3.0 dBFS 4 Fixed Bits 3:0 0000 The 4 LSBs are always zero. 111100 = –60 dBFS Min Rev. A | Page 21 of 24 AD1836A Data Sheet AD1836A C1 1nF CAP1L GAIN SELECT POΩER-DOΩN – VREF MUX LEFT INPUT NO. 1 250Ω + ADC2L LEFT INPUT NO. 2 250Ω – VREF + PGA CAP2L INPUT SELECT C2 1nF NOTE ADC2 SINGLE-ENDED MUX PGA INPUT MODE––LEFT CHANNEL ONLY SHOΩN. CONTROL REGISTER 3 CONTENTS: 6 LSBs: SELECT INPUT NO. 1: 11 1010 SELECT INPUT NO. 2: 11 1111 Figure 13. Single-Ended MUX/PGA Mode AD1836A C1 1nF CAP1L LEFT + VE INPUT – 250Ω + VREF ADC2L + 250Ω – LEFT – VE INPUT GAIN SELECT PGA POΩER-DOΩN CAP2L C2 1nF NOTE ADC2 DIFFERENTIAL PGA INPUT MODE—LEFT CHANNEL ONLY SHOΩN. CONTROL REGISTER 3 CONTENTS: 6 LSBs: 00 1010 Figure 14. Differential PGA Mode Rev. A | Page 22 of 24 Data Sheet AD1836A OUTLINE DIMENSIONS 1.03 0.88 0.73 13.45 13.20 SQ 12.95 2.45 MAX 39 SEATING PLANE 27 40 26 7.80 REF TOP VIEW 10° 6° 2° 2.20 2.00 1.80 (PINS DOWN) 0.23 0.11 VIEW A PIN 1 52 7° 0° 0.25 0.10 10.20 10.00 SQ 9.80 14 1 0.10 COPLANARITY 0.65 BSC LEAD PITCH VIEW A ROTATED 90° CCW 13 0.40 0.22 LEAD WIDTH COMPLIANT TO JEDEC STANDARDS MS-022-AC. Figure 15. 52-Lead Plastic Quad Flat Package [MQFP] (S-52-1) Dimensions shown in millimeters ORDERING GUIDE Model 1 AD1836AASZ AD1836AASZRL AD1836ACSZ 1 Temperature Package –40°C to +85°C –40°C to +85°C –40°C to +85°C Package Description 52-Lead MQFP 52-Lead MQFP, 13" Tape and Reel 52-Lead MQFP Z = RoHS Compliant Part. Rev. A | Page 23 of 24 Package Option S-52-1 S-52-1 S-52-1 AD1836A Data Sheet NOTES ©2003–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03800-0-1/12(A) Rev. A | Page 24 of 24