SPANSION AM70PDL127BDH85I Stacked multi-chip package (mcp/xip) flash memory, data storage mirrorbit flash, and psram (xip) Datasheet

Am70PDL127BDH/Am70PDL129BDH
Data Sheet
July 2003
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appropriate,
and changes will be noted in a revision summary.
Continuity of Ordering Part Numbers
AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order
these products, please use only the Ordering Part Numbers listed in this document.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number 30536 Revision A
Amendment +3 Issue Date November 25, 2003
THIS PAGE LEFT INTENTIONALLY BLANK.
ADVANCE INFORMATION
Am70PDL127BDH/Am70PDL129BDH
Stacked Multi-Chip Package (MCP/XIP) Flash Memory,
Data storage MirrorBit Flash, and pSRAM (XIP)
2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and
32 Mbit (2 M x 16-Bit) CMOS Pseudo Static RAM with Page Mode
DISTINCTIVE CHARACTERISTICS
■ SecSiTM (Secured Silicon) Sector region
MCP Features
■ Consists of Am29PDL127H/Am29PDL129H, 32 Mb
pSRAM and two Am29LV640M.
■ Power supply voltage of 2.7 to 3.3 volt
— Up to 128 words accessible through a command sequence
— Up to 64 factory-locked words
— Up to 64 customer-lockable words
■ Both top and bottom boot blocks in one device
■ High performance (XIP)
— Access time as fast as 65 ns initial / 25 ns page
■ High performance (Data Storage)
— Access time as fast as 110 ns initial / 30 ns page
■ Package
— 93-Ball FBGA
■ Manufactured on 0.13 µm process technology
■ 20-year data retention at 125°C
■ Minimum 1 million erase cycle guarantee per sector
PERFORMANCE CHARACTERISTICS
■ Operating Temperature
■ High Performance
— –40°C to +85°C
Flash Memory Features (XIP)
— Page access times as fast as 25 ns
— Random access times as fast as 65 ns
■ Power consumption (typical values at 10 MHz)
AM29PDL127H/AM29PDL129H
ARCHITECTURAL ADVANTAGES
■ 128 Mbit Page Mode device
— Page size of 8 words: Fast page read access from random
locations within the page
■ Dual Chip Enable inputs (PDL129 only)
— Two CE# inputs control selection of each half of the memory
space
■ Single power supply operation
— Full Voltage range: 2.7 to 3.3 volt read, erase, and program
operations for battery-powered applications
■ Simultaneous Read/Write Operation
— Data can be continuously read from one bank while
executing erase/program functions in another bank
— Zero latency switching from write to read operations
■ FlexBank Architecture
— 4 separate banks, with up to two simultaneous operations
per device
PDL127:
—
—
—
—
Bank A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank B: 48 Mbit (32 Kw x 96)
Bank C: 48 Mbit (32 Kw x 96)
Bank D: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
PDL129:
—
—
—
—
— 45 mA active read current
— 25 mA program/erase current
— 1 µA typical standby mode current
SOFTWARE FEATURES
■ Software command-set compatible with JEDEC 42.4
standard
— Backward compatible with Am29F and Am29LV families
■ CFI (Common Flash Interface) complaint
— Provides device-specific information to the system, allowing
host software to easily reconfigure for different Flash devices
■ Erase Suspend / Erase Resume
— Suspends an erase operation to allow read or program
operations in other sectors of same bank
■ Unlock Bypass Program command
— Reduces overall programming time when issuing multiple
program command sequences
HARDWARE FEATURES
■ Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting program or erase
cycle completion
■ Hardware reset pin (RESET#)
— Hardware method to reset the device to reading array data
Bank 1A: 48 Mbit (32 Kw x 96)
Bank 1B: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2A: 16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2B: 48 Mbit (32 Kw x 96)
■ WP#/ACC (Write Protect/Acceleration) input
— At VIL, hardware level protection for the first and last two 4K
word sectors.
— At VIH, allows removal of sector protection
— At VHH , provides accelerated programming in a factory
setting
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
Publication# 30536 Rev: A Amendment +3
Issue Date: November 25, 2003
Refer to AMD’s Website (www.amd.com) for the latest information.
A D V A N C E
I N F O R M A T I O N
FLASH MEMORY FEATURES (DATA STORAGE)
AM29LV640M ARCHITECTURAL ADVANTAGES
SOFTWARE & HARDWARE FEATURES
■ Single power supply operation
— 3 V for read, erase, and program operations
■ Software features
— Program Suspend & Resume: read other sectors
before programming operation is completed
— Erase Suspend & Resume: read/program other
sectors before an erase operation is completed
— Data# polling & toggle bits provide status
— Unlock Bypass Program command reduces overall
multiple-word programming time
— CFI (Common Flash Interface) compliant: allows host
system to identify and accommodate multiple flash
devices
■ Hardware features
— Sector Group Protection: hardware-level method of
preventing write operations within a sector group
— Temporary Sector Unprotect: VID-level method of
changing code in locked sectors
■ VersatileI/O™ control
— Device generates data output voltages and tolerates
data input voltages on the DQ inputs/outputs as
determined by the voltage on the VIO pin; operates
from 1.65 to 3.6 V
■ Manufactured on 0.23 µm MirrorBit process
technology
■ SecSi™ (Secured Silicon) Sector region
— 128-word/256-byte sector for permanent, secure
identification through an 8-word/16-byte random
Electronic Serial Number, accessible through a
command sequence
— May be programmed and locked at the factory or by
the customer
■ Flexible sector architecture
— One hundred twenty-eight 32 Kword sectors
■ Compatibility with JEDEC standards
— Provides pinout and software compatibility for
single-power supply flash, and superior inadvertent
write protection
■ Minimum 100,000 erase cycle guarantee per sector
— WP#/ACC input:
Write Protect input (WP#) protects first or last sector
regardless of sector protection settings
ACC (high voltage) accelerates programming time for
higher throughput during system production
— Hardware reset input (RESET#) resets device
— Ready/Busy# output (RY/BY#) indicates program or
erase cycle completion
pSRAM Features
■ 20-year data retention at 125°C
■ Power dissipation
PERFORMANCE CHARACTERISTICS
■ High performance
— 110 ns access time
— 30 ns page read times
— 0.5 s typical sector erase time
— 22 µs typical effective write buffer word programming
time: 16-word write buffer reduces overall
programming time for multiple-word updates
— 4-word page read buffer
— 16-word write buffer
— Operating: 40 mA maximum
— Standby: 70 µA maximum
— Deep power-down standby: 5 µA
■ CE1s# and CE2ps Chip Select
■ Power down features using CE1s# and CE2ps
■ Data retention supply voltage: 2.7 to 3.3 volt
■ Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)
■ 8-word page mode access
■ Low power consumption (typical values at 3.0 V, 5
MHz)
— 30 mA typical active read current
— 50 mA typical erase/program current
— 1 µA typical standby mode current
2
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
GENERAL DESCRIPTION (PDL129)
The Am29PDL129H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device organized as 8 Mwords. The word-wide data (x16) appears on
DQ15-DQ0. This device can be programmed in-system or in
standard EPROM programmers. A 12.0 V VPP is not required
for write or erase operations.
The device offers fast page access time of 25 and 30 ns,
with corresponding random access times of 65 and 85 ns,
respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#f1, CE#f2), write enable
(WE#) and output enable (OE#) controls. Dual Chip Enables
allow access to two 64 Mbit partitions of the 128 Mbit memory space.
Simultaneous Read/Write Operation with
Zero Latency
The Simultaneous Read/Write architecture provides simultaneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The device can improve overall system performance by allowing a
host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improving system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
Chip Enable Configuration
CE#f1 Control
CE#f2 Control
Bank 1A
48 Mbit (32 Kw x 96)
Bank 2A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 1B
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Bank 2B
48 Mbit (32 Kw x 96)
Page Mode Features
The page size is 8 words. After initial page access is accomplished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.3 V) for both read and write functions. Internally generated and regulated voltages are provided for the program
and erase operations.
November 25, 2003
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Commands are written to the command register using standard
microprocessor write timing. Register contents serve as inputs to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase
operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.
Device programming occurs by executing the program command sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence.
The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low VCC detector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Program area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When addresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power consumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Am70PDL127BDH/Am70PDL129BDH
3
A D V A N C E
I N F O R M A T I O N
GENERAL DESCRIPTION (PDL127)
The Am29PDL127H is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device organized as 8 Mwords. The word-wide data (x16) appears on
DQ15-DQ0. This device can be programmed in-system or in
standard EPROM programmers. A 12.0 V VPP is not required
for write or erase operations.
microprocessor write timing. Register contents serve as inputs to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase
operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.
The device offers fast page access time of 25 and 30 ns,
with corresponding random access times of 65 and 85 ns,
respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#f1), write enable (WE#)
and output enable (OE#) controls. Simultaneous Read/Write
Operation with Zero Latency
Device programming occurs by executing the program command sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence.
The Simultaneous Read/Write architecture provides simultaneous operation by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The device can improve overall system performance by allowing a
host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero
latency (with two simultaneous operations operating at any
one time). This releases the system from waiting for the
completion of a program or erase operation, greatly improving system performance.
The device can be organized in both top and bottom sector
configurations. The banks are organized as follows:
Bank
Sectors
A
16 Mbit (4 Kw x 8 and 32 Kw x 31)
B
48 Mbit (32 Kw x 96)
C
48 Mbit (32 Kw x 96)
D
16 Mbit (4 Kw x 8 and 32 Kw x 31)
Page Mode Features
The page size is 8 words. After initial page access is accomplished, the page mode operation provides fast read access
speed of random locations within that page.
Standard Flash Memory Features
The device requires a single 3.0 volt power supply (2.7 V
to 3.3 V) for both read and write functions. Internally generated and regulated voltages are provided for the program
and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard. Commands are written to the command register using standard
4
The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection measures include a low VCC detector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Program area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When addresses have been stable for a specified amount of time, the
device enters the automatic sleep mode. The system can
also place the device into the standby mode. Power consumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 8
MCP Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 8
Connection Diagram–PDL129H . . . . . . . . . . . . . . . 9
Special Package Handling Instructions .................................... 9
Connection Diagram–PDL127H . . . . . . . . . . . . . . 10
Special Package Handling Instructions .................................. 10
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Ordering Information . . . . . . . . . . . . . . . . . . . . . . 12
MCP Device Bus Operations . . . . . . . . . . . . . . . . 13
Table 1. Device Bus Operations ..................................................... 14
Requirements for Reading Array Data ................................... 15
Random Read (Non-Page Read) ........................................ 15
Page Mode Read ................................................................ 15
Table 2. Page Select .......................................................................15
Simultaneous Operation ......................................................... 15
Table 3. Bank Select (PDL129H) ....................................................15
Table 4. Bank Select (PDL127H) ....................................................15
Writing Commands/Command Sequences ............................ 16
Accelerated Program Operation .......................................... 16
Autoselect Functions ........................................................... 16
Standby Mode ........................................................................ 16
Automatic Sleep Mode ........................................................... 16
RESET#: Hardware Reset Pin ............................................... 17
Output Disable Mode .............................................................. 17
Table 5. SecSiTM Sector Addresses ................................................17
Table 6. Am29PDL127H Sector Architecture ..................................18
Table 7. Am29PDL129H Sector Architecture ..................................25
Table 8. Am29PDL127H Boot Sector/Sector Block Addresses for Protection/Unprotection ........................................................................33
Table 9. Am29PDL129H Boot Sector/Sector Block Addresses for Protection/Unprotection
CE#f1 Control ..................................................................................34
Table 10. Am29PDL129H Boot Sector/Sector Block Addresses for
Protection/Unprotection
CE#f2 Control ..................................................................................34
Sector Protection . . . . . . . . . . . . . . . . . . . . . . . . . 35
Persistent Sector Protection ................................................... 35
Persistent Protection Bit (PPB) ............................................ 35
Persistent Protection Bit Lock (PPB Lock) .......................... 35
Dynamic Protection Bit (DYB) ............................................. 35
Table 11. Sector Protection Schemes .............................................36
Persistent Sector Protection Mode Locking Bit ................... 36
Password Protection Mode ..................................................... 36
Password and Password Mode Locking Bit ........................ 37
64-bit Password ................................................................... 37
Write Protect (WP#) ................................................................ 37
Persistent Protection Bit Lock .............................................. 37
High Voltage Sector Protection .............................................. 38
Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms ...................................................... 39
Temporary Sector Unprotect .................................................. 40
Figure 2. Temporary Sector Unprotect Operation........................... 40
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................ 40
Factory-Locked Area (64 words) ......................................... 40
Customer-Lockable Area (64 words) ................................... 40
Figure 3. SecSi Sector Protection Algorithm................................... 41
SecSi Sector Protection Bits ................................................ 42
November 25, 2003
Hardware Data Protection ...................................................... 42
Low VCC Write Inhibit ......................................................... 42
Write Pulse “Glitch” Protection ............................................ 42
Logical Inhibit ....................................................................... 42
Power-Up Write Inhibit ......................................................... 42
Common Flash Memory Interface (CFI) . . . . . . . 42
Table 12. CFI Query Identification String ........................................ 43
System Interface String................................................................... 43
Table 14. Device Geometry Definition ............................................ 44
Table 15. Primary Vendor-Specific Extended Query ...................... 45
Command Definitions . . . . . . . . . . . . . . . . . . . . . 46
Reading Array Data ................................................................ 46
Reset Command ..................................................................... 46
Autoselect Command Sequence ............................................ 46
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence .............................................................. 47
Word Program Command Sequence ...................................... 47
Unlock Bypass Command Sequence .................................. 47
Figure 4. Program Operation ......................................................... 48
Chip Erase Command Sequence ........................................... 48
Sector Erase Command Sequence ........................................ 48
Figure 5. Erase Operation.............................................................. 49
Erase Suspend/Erase Resume Commands ........................... 49
Password Program Command ................................................ 49
Password Verify Command .................................................... 50
Password Protection Mode Locking Bit Program Command .. 50
Persistent Sector Protection Mode Locking Bit Program Command ....................................................................................... 50
SecSi Sector Protection Bit Program Command .................... 50
PPB Lock Bit Set Command ................................................... 50
DYB Write Command ............................................................. 50
Password Unlock Command .................................................. 51
PPB Program Command ........................................................ 51
All PPB Erase Command ........................................................ 51
DYB Write Command ............................................................. 51
PPB Lock Bit Set Command ................................................... 51
PPB Status Command ............................................................ 51
PPB Lock Bit Status Command .............................................. 51
Sector Protection Status Command ....................................... 51
Command Definitions Tables .................................................. 52
Table 16. Memory Array Command Definitions ............................. 52
Table 17. Sector Protection Command Definitions ........................ 53
Write Operation Status . . . . . . . . . . . . . . . . . . . . 54
DQ7: Data# Polling ................................................................. 54
Figure 6. Data# Polling Algorithm .................................................. 54
RY/BY#: Ready/Busy# ............................................................ 55
DQ6: Toggle Bit I .................................................................... 55
Figure 7. Toggle Bit Algorithm........................................................ 55
DQ2: Toggle Bit II ................................................................... 56
Reading Toggle Bits DQ6/DQ2 ............................................... 56
DQ5: Exceeded Timing Limits ................................................ 56
DQ3: Sector Erase Timer ....................................................... 56
Table 18. Write Operation Status ................................................... 57
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 58
Figure 8. Maximum Negative Overshoot Waveform ...................... 58
Figure 9. Maximum Positive Overshoot Waveform........................ 58
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 59
Am70PDL127BDH/Am70PDL129BDH
5
A D V A N C E
I N F O R M A T I O N
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 10. Test Setup, VIO = 2.7 – 3.3 V....................................... 61
Figure 11. Input Waveforms and Measurement Levels .................. 61
Hardware Reset (RESET#) .................................................... 62
Figure 12. Reset Timings ................................................................ 62
Erase and Program Operations .............................................. 63
Figure 13. Program Operation Timings........................................... 64
Figure 14. Accelerated Program Timing Diagram........................... 64
Figure 15. Chip/Sector Erase Operation Timings ........................... 65
Figure 16. Back-to-back Read/Write Cycle Timings ....................... 66
Figure 17. Data# Polling Timings (During Embedded Algorithms).. 66
Figure 18. Toggle Bit Timings (During Embedded Algorithms)....... 67
Figure 19. DQ2 vs. DQ6.................................................................. 67
Temporary Sector Unprotect .................................................. 68
Figure 20. Temporary Sector Unprotect Timing Diagram ............... 68
Figure 21. Sector/Sector Block Protect and
Unprotect Timing Diagram .............................................................. 69
Alternate CE#f1 Controlled Erase and Program Operations .. 70
Figure 22. Flash Alternate CE#f1 Controlled Write (Erase/Program)
Operation Timings........................................................................... 71
Read Cycle ............................................................................. 72
Figure 23. Psuedo SRAM Read Cycle............................................ 72
Figure 24. Page Read Timing ......................................................... 73
Write Cycle ............................................................................. 74
Figure 25. Pseudo SRAM Write Cycle—WE# Control .................... 74
Figure 26. Pseudo SRAM Write Cycle—CE#1ps Control ............... 75
Figure 27. Pseudo SRAM Write Cycle—
UB#s and LB#s Control................................................................... 76
pSRAM Data Retention . . . . . . . . . . . . . . . . . . . . . 77
pSRAM Power on and Deep Power Down . . . . . 77
Figure 28. Deep Power-down Timing.............................................. 77
Figure 29. Power-on Timing............................................................ 77
pSRAM Address Skew . . . . . . . . . . . . . . . . . . . . . 78
Figure 30. Read Address Skew ...................................................... 78
Figure 31. Write Address Skew....................................................... 78
Erase And Programming Performance . . . . . . . . 79
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 79
Package Pin Capacitance . . . . . . . . . . . . . . . . . . 79
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 79
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 81
Table 1. Device Bus Operations .....................................................81
VersatileIO™ (VIO) Control ..................................................... 81
Requirements for Reading Array Data ................................... 81
Page Mode Read ................................................................ 82
Writing Commands/Command Sequences ............................ 82
Write Buffer ......................................................................... 82
Accelerated Program Operation .......................................... 82
Autoselect Functions ........................................................... 82
Standby Mode ........................................................................ 82
Automatic Sleep Mode ........................................................... 83
RESET#: Hardware Reset Pin ............................................... 83
Output Disable Mode .............................................................. 83
Table 2. Sector Address Table ........................................................84
Sector Group Protection and Unprotection ............................. 87
Table 3. Sector Group Protection/Unprotection Address Table .....87
Write Protect (WP#) ................................................................ 88
Temporary Sector Group Unprotect ....................................... 88
Figure 1. Temporary Sector Group Unprotect Operation................ 88
Figure 2. In-System Sector Group Protect/Unprotect Algorithms ... 89
SecSi (Secured Silicon) Sector Flash Memory Region .......... 90
6
Table 4. SecSi Sector Contents ..................................................... 90
Figure 3. SecSi Sector Protect Verify............................................. 90
Hardware Data Protection ...................................................... 91
Low VCC Write Inhibit ......................................................... 91
Write Pulse “Glitch” Protection ............................................ 91
Logical Inhibit ....................................................................... 91
Power-Up Write Inhibit ......................................................... 91
Common Flash Memory Interface (CFI) . . . . . . . 91
Table 5. CFI Query Identification String .......................................... 91
System Interface String................................................................... 92
Table 7. Device Geometry Definition .............................................. 92
Table 8. Primary Vendor-Specific Extended Query ........................ 93
Command Definitions. . . . . . . . . . . . . . . . . . . . . . 93
Reading Array Data ................................................................ 93
Reset Command ..................................................................... 94
Autoselect Command Sequence ............................................ 94
Enter SecSi Sector/Exit SecSi Sector Command Sequence .. 94
Word Program Command Sequence ...................................... 94
Unlock Bypass Command Sequence .................................. 95
Write Buffer Programming ................................................... 95
Accelerated Program ........................................................... 96
Figure 4. Write Buffer Programming Operation.............................. 97
Figure 5. Program Operation ......................................................... 98
Program Suspend/Program Resume Command Sequence ... 98
Figure 6. Program Suspend/Program Resume.............................. 99
Chip Erase Command Sequence ........................................... 99
Sector Erase Command Sequence ........................................ 99
Figure 7. Erase Operation............................................................ 100
Erase Suspend/Erase Resume Commands ......................... 100
Command Definitions ........................................................... 101
Command Definitions (x16 Mode)................................................. 101
Write Operation Status . . . . . . . . . . . . . . . . . . . 102
DQ7: Data# Polling ............................................................... 102
Figure 8. Data# Polling Algorithm ................................................ 102
RY/BY#: Ready/Busy# .......................................................... 103
DQ6: Toggle Bit I .................................................................. 103
Figure 9. Toggle Bit Algorithm...................................................... 104
DQ2: Toggle Bit II ................................................................. 104
Reading Toggle Bits DQ6/DQ2 ............................................. 104
DQ5: Exceeded Timing Limits .............................................. 105
DQ3: Sector Erase Timer ..................................................... 105
DQ1: Write-to-Buffer Abort ................................................... 105
Table 10. Write Operation Status ................................................. 105
Absolute Maximum Ratings . . . . . . . . . . . . . . . 106
Figure 10. Maximum Negative Overshoot Waveform .................. 106
Figure 11. Maximum Positive Overshoot Waveform.................... 106
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . 106
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 107
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . 108
Figure 12. Test Setup................................................................... 108
Table 11. Test Specifications ....................................................... 108
Key to Switching Waveforms. . . . . . . . . . . . . . . 108
Figure 13. Input Waveforms and
Measurement Levels.................................................................... 108
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 109
Read-Only Operations .......................................................... 109
Figure 14. Read Operation Timings ............................................. 109
Figure 15. Page Read Timings .................................................... 110
Hardware Reset (RESET#) .................................................. 111
Figure 16. Reset Timings ............................................................. 111
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Erase and Program Operations ............................................ 112
Alternate CE# Controlled Erase and Program Operations ... 119
Figure 17. Program Operation Timings......................................... 113
Figure 18. Accelerated Program Timing Diagram......................... 113
Figure 19. Chip/Sector Erase Operation Timings ......................... 114
Figure 20. Data# Polling Timings (During Embedded Algorithms) 115
Figure 21. Toggle Bit Timings (During Embedded Algorithms)..... 116
Figure 22. DQ2 vs. DQ6................................................................ 116
Figure 25. Alternate CE# Controlled Write (Erase/Program)
Operation Timings........................................................................ 120
Temporary Sector Unprotect ................................................ 117
Figure 23. Temporary Sector Group Unprotect Timing Diagram .. 117
Figure 24. Sector Group Protect and Unprotect Timing Diagram . 118
November 25, 2003
Erase And Programming Performance . . . . . . 121
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 121
Package Pin Capacitance. . . . . . . . . . . . . . . . . . 122
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . 123
FUA093—93-Ball Fine-Pitch Grid Array 13 x 9 mm package 123
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . 124
Am70PDL127BDH/Am70PDL129BDH
7
A D V A N C E
I N F O R M A T I O N
PRODUCT SELECTOR GUIDE
Part Number
Speed
Option
Am70PDL127BDH/Am70PDL129BDH
Standard Voltage Range:
VCC = 2.7–3.3 V
Flash Memory (XIP)
Pseudo SRAM
Flash Memory
(Data Storage)
66
85
66
85
66
85
Max Access Time, ns
65
85
70
85
110
110
Page Access Time, ns
25
30
30
35
30
30
CE#f1 Access, ns
65
85
70
85
110
110
OE# Access, ns
25
30
25
30
30
30
MCP BLOCK DIAGRAM
VCCf
A21 to A0
(A22 PDL127 only)
VSS
(A22) A21 to A0
RY/BY#
128 MBit
Flash Memory
(XIP)
Am29PDL127H/
Am29PDL129H
WP#/ACC
RESET#
CE#f1
CE#f2
(PDL129 only)
DQ15 to DQ0
DQ15 to DQ0
VCCps VSS
A20 to A0
32 MBit
Pseudo
SRAM
LB#s
UB#s
WE#
OE#
CE1#ps
CE2ps
DQ15 to DQ0
VCCQds VSS
A21 to A0
WP#/ACCds
RESET#ds
CE#1ds
RY/BY#ds
64 MBit
Flash Memory
(Data Storage)
Am29LV640MH
DQ15 to DQ0
VCCQds VSS
RY/BY#ds
A21 to A0
64 MBit
Flash Memory
(Data Storage)
Am29LV640MH
DQ15 to DQ0
CE#2ds
8
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
CONNECTION DIAGRAM–PDL129H
93-Ball FBGA
Top View
A1
A10
NC
NC
B1
B2
B3
B4
B5
NC
NC
VSSds
NC
CE#f2
C1
C2
C3
C4
C5
C6
C7
C8
C9
NC
NC
A7
LB# WP#/ACC WE#
A8
A11
CE#1ds
D2
D3
D4
D7
D8
D9
A3
A6
UB#
A19
A12
A15
E2
E3
E4
E5
E6
E7
E8
E9
A2
A5
A18
RY/BY#
A20
A9
A13
A21
F1
F2
F3
F4
F5
F6
F7
F8
F9
F10
NC
A1
A4
A17
NC
NC
A10
A14
NC
NC
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
NC
A0
VSS
DQ1
NC
NC
DQ6
NC
A16
NC
H2
H3
H4
H5
H6
H7
H8
H9
CE#f1
OE#
DQ9
DQ3
DQ4
DQ13
DQ15
VCCf
J2
J3
J4
J5
J6
J7
J8
J9
VCCps
DQ12
DQ7
VSS
K6
K7
K8
K9
L1
NC
D5
CE#1ps
DQ0
DQ10
K2
K3
K4
K5
NC
DQ8
DQ2
L2
L3
L4
NC
VSSds
D6
DQ11 VCCQds
L5
B7
B8
B9
B10
VCCds RESET#ds NC RY/BY#ds NC
RESET# CE2ps
VCCf
NC
B6
L6
VCCQf CE#2ds
DQ5
Flash 1 Only
RAM Only
MirrorBit Only
DQ14 WP#/ACCds
L7
L8
L9
L10
NC
NC
NC
NC
M1
M10
NC
NC
Special Package Handling Instructions
Special handling is required for Flash Memory products
in molded packages (BGA). The package and/or data
November 25, 2003
Flash Shared Only
integrity may be compromised if the package body is
exposed to temperatures above 150°C for prolonged
periods of time.
Am70PDL127BDH/Am70PDL129BDH
9
A D V A N C E
I N F O R M A T I O N
CONNECTION DIAGRAM–PDL127H
93-Ball FBGA
Top View
A1
A10
NC
NC
B1
B2
B3
B4
B5
NC
NC
VSSds
NC
NC
C1
C2
C3
C4
C5
C6
C7
C8
C9
NC
NC
A7
LB# WP#/ACC WE#
A8
A11
CE#1ds
D2
D3
D4
D7
D8
D9
A3
A6
UB# RESET# CE2ps
A19
A12
A15
E2
E3
E4
E5
E6
E7
E8
E9
A2
A5
A18
RY/BY#
A20
A9
A13
A21
F1
F2
F3
F4
F5
F6
F7
F8
F9
F10
NC
A1
A4
A17
NC
NC
A10
A14
A22
NC
G1
G2
G3
G4
G5
G6
G7
G8
G9
G10
NC
A0
VSS
DQ1
NC
NC
DQ6
NC
A16
NC
H2
H3
H4
H5
H6
H7
H8
H9
CE#f1
OE#
DQ9
DQ3
DQ4
DQ13
DQ15
VCCf
J2
J3
J4
J5
J6
J7
J8
J9
CE#1ps
DQ0
DQ10
VCCf
VCCps
DQ12
DQ7
VSS
K2
K3
K4
K5
K6
K7
K8
K9
NC
DQ8
DQ2
L1
L2
L3
L4
NC
NC
NC
VSSds
D5
B6
D6
L6
VCCQf CE#2ds
DQ5
B9
B10
Flash 1 Only
RAM Only
MirrorBit Only
L8
L9
L10
NC
NC
NC
NC
M1
M10
NC
NC
Special handling is required for Flash Memory products in molded packages (BGA). The package and/or
Flash Shared Only
DQ14 WP#/ACCds
L7
Special Package Handling Instructions
10
B8
VCCds RESET#ds NC RY/BY#ds NC
DQ11 VCCQds
L5
B7
data integrity may be compromised if the package body
is exposed to temperatures above 150°C for prolonged
periods of time.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
PIN DESCRIPTION
NC
= Pin Not Connected Internally
A20–A0
= 21 Address Inputs (Common)
CE#1ds
A21
= Address Input (Flash)
= Chip Enable 1 (Am29LV640MH
Flash- Data Storage)
A22
= Address Input (PDL127 only)
(Flash)
CE#2ds
= Chip Enable 2 (Am29LV640MH
Flash- Data Storage)
DQ15–DQ0
= 16 Data Inputs/Outputs (Common)
RY/BY#
= READY/BUSY Output (Data Storage)
CE#f1
= Chip Enable 1 (Flash)
RESET#ds
CE#f2
= Chip Enable 2 (Flash)
= Hardware Reset Pin, Active Low
(Data Storage)
WP#/ACCds
= Write Protect/Acceleration Input
(Data Storage)
(PDL129 Only)
CE#1ps
= Chip Enable 1 (pSRAM)
CE2ps
= Chip Enable 2 (pSRAM)
OE#
= Output Enable (Common)
WE#
= Write Enable (Common)
RY/BY#
= Ready/Busy Output and open drain.
When RY/BY# = VIH, the device is
ready to accept read operations and
commands. When RY/BY# = VOL,
the device is either executing an embedded algorithm or the device is
executing a hardware reset operation.
UB#s
LOGIC SYMBOL
21
A20–A0
A21
A22 (PDL127 Only)
DQ15–DQ0
CE#f2 (PDL129 Only)
CE#1ps
CE2ps
= Upper Byte Control (pSRAM)
= Lower Byte Control (pSRAM)
RESET#
= Hardware Reset Pin, Active Low
WE#
WP#/ACC
= Write Protect/Acceleration Input.
When WP/ACC#= VIL, the highest
and lowest two 4K-word sectors are
write protected regardless of other
sector protection configurations.
When WP/ACC#= VIH, these sector
are unprotected unless the DYB or
PPB is programmed. When
WP/ACC#= 12V, program and erase
operations are accelerated.
WP#/ACC
= Flash 3.0 volt-only single power supply (see Product Selector Guide for
speed options and voltage supply
tolerances)
VCCs
= pSRAM Power Supply
VSS
= Device Ground (Common)
ds
= Data Storage
November 25, 2003
RY/BY#
OE#
LB#s
VCCf
16
CE#f1
RESET#
UB#s
LB#s
CE#1ds
CE#2ds
RESET#ds
RY/BY#ds
WP#/ACCds
Am70PDL127BDH/Am70PDL129BDH
11
A D V A N C E
I N F O R M A T I O N
ORDERING INFORMATION
The order number (Valid Combination) is formed by the following:
Am70PDL12
7
B
D
H
66
I
T
TAPE AND REEL
T
= 7 inches
S
= 13 inches
TEMPERATURE RANGE
I
= Industrial (–40°C to +85°C)
SPEED OPTION
See “Product Selector Guide” on page 5.
PROCESS TECHNOLOGY
H
= 0.13 µm (Am29PDL127H and Am29PDL129H)
128 Mb DATA STORAGE
(2 x Am29LV640M)
PSEUDO SRAM DEVICE DENSITY
B
=
32 Mbits
CONTROL PINS
7
=
1 CE Flash
9
=
2 CE Flash
AMD DEVICE NUMBER/DESCRIPTION
Am70PDL127BDH/Am70PDL129BDH
Stacked Multi-Chip Package (MCP) Flash Memory and pSRAM
128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and
32 Mbit (2 M x 16-Bit) Pseudo Static RAM with Page Mode, and 128 Mb data storage.
Valid Combinations
Valid Combinations
Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm
availability of specific valid combinations and to check on newly released combinations.
12
Order Number
Package Marking
Am70PDL127BDH66I
T, S
M700000000
Am70PDL127BDH85I
T, S
M700000001
Am70PDL129BDH66I
T, S
M700000002
Am70PDL129BDH85I
T, S
M700000003
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
MCP DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information
November 25, 2003
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Tables 1-2 lists the device bus operations, the
inputs and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Am70PDL127BDH/Am70PDL129BDH
13
A D V A N C E
Table 1.
Write to Active
Flash
Device Bus Operations
CE#f2
CE#f1
(PDL129 CE#1ps CE2ps OE# WE#
Active
only)
Operation
(Notes 1, 2)
Read from
Active Flash
I N F O R M A T I O N
(Note 7)
(Note 8)
(Note 7)
(Note 8)
L (H)
H (L)
L (H)
H (L)
H
H
H
L
H
H
H
L
Addr.
LB#s UB#s
WP#/
(Note (Note RESET#
ACC
3)
3)
(Note 4)
DQ7–
DQ0
DQ15–
DQ8
L
H
AIN
X
X
H
L/H
DOUT
DOUT
H
L
AIN
X
X
H
(Note 4)
DIN
DIN
Standby
VCC ± 0.3 V
H
H
X
X
X
X
X
VCC ±
0.3 V
H
High-Z
High-Z
Deep Power-down
Standby
VCC ± 0.3 V
H
L
X
X
X
X
X
VCC ±
0.3 V
H
High-Z
High-Z
L
H
H
H
X
X
X
H
H
X
X
X
H
L/H
High-Z
High-Z
H
H
H
L
X
X
X
X
X
L
L/H
High-Z
High-Z
H
H
H
L
H
L
SADD,
A6 = L,
A1 = H,
A0 = L
X
X
VID
L/H
DIN
X
H
H
H
L
SADD,
A6 = H,
A1 = H,
A0 = L
X
X
VID
(Note 6)
DIN
X
X
X
X
X
X
VID
(Note 6)
DIN
High-Z
L
L
DOUT
DOUT
L
H
AIN
H
L
H
X
High-Z
DOUT
L
H
DOUT
High-Z
L
L
DIN
DIN
Output Disable (Note 9)
L (H)
Flash Hardware (Note 7)
Reset
(Note 8)
H (L)
X
(Note 7)
Sector Protect
(Notes 6, 10)
Sector
Unprotect
(Notes 5, 9)
Temporary
Sector
Unprotect
(Note 9)
H (L)
L (H)
H (L)
(Note 7)
(Note 8)
(Note 7)
X
(Note 8)
Read from pSRAM
Write to pSRAM
L (H)
H
H
H
H
H
L
H
H
H
L
L
H
L
H
X
L
AIN
H
L
L
H
H
X
High-Z
DIN
DIN
High-Z
Legend: L = Logic Low = VIL, H = Logic High = VIH, VID = 11.5–12.5 V, VHH = 9.0 ± 0.5 V, X = Don’t Care, SADD = Flash Sector Address, AIN =
Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Other operations except for those indicated in this column are
inhibited.
2. Do not apply CE#f1 or 2 = VIL, CE#1ps = VIL and CE2ps = VIH at
the same time.
3. Don’t care or open LB#s or UB#s.
4. If WP#/ACC = VIL, the boot sectors will be protected. If WP#/ACC
= VIH the boot sectors protection will be removed.
If WP#/ACC = VACC (9V), the program time will be reduced by
40%.
6. If WP#/ACC = VIL, the two outermost boot sectors remain
protected. If WP#/ACC = VIH, the two outermost boot sector
protection depends on whether they were last protected or
unprotected using the method described in “Sector/Sector Block
Protection and Unprotection”. If WP#/ACC = VHH, all sectors will
be unprotected.
7. Data will be retained in pSRAM.
8. Data will be lost in pSRAM.
9.
Both CE#f1 inputs may be held low for this operation.
5. The sector protect and sector unprotect functions may also be
implemented via programming equipment. See the “Sector/Sector
Block Protection and Unprotection” section.
14
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the OE# and appropriate CE#f1/CE#f2 (PDL129
only) pins to VIL. CE#f1 and CE#f2 are the power control and for PDL129 select the lower (CE#f1) or upper
(CE#f2) halves of the device. OE# is the output control
and gates array data to the output pins. WE# should
remain at VIH.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No command is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
Refer to the Flash AC Characteristics table for timing
specifications and to Figure 12 for the timing diagram.
ICC1 in the DC Characteristics table represents the active current specification for reading array data.
Random Read (Non-Page Read)
Address access time (tACC) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t CE ) is the delay from the stable addresses and stable CE#f1 to valid data at the output
inputs. The output enable access time is the delay
from the falling edge of the OE# to valid data at the
output inputs (assuming the addresses have been stable for at least tACC–tOE time).
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read operation. This mode provides faster read access speed
for random locations within a page. Address bits
A22–A3 (A21–A3 for PDL129) select an 8-word page,
and address bits A2–A0 select a specific word within
that page. This is an asynchronous operation with the
microprocessor supplying the specific word location.
The random or initial page access is t ACC or tCE and
subsequent page read accesses (as long as the locations specified by the microprocessor fall within that
page) are t PACC. When CE#f1 and CE#f2 (PDL129
only) are deasserted (CE#f1=CE#f2=VIH), the reassertion of CE#f1 or CE#f2 (PDL129 only) for subsequent
access has access time of tACC or tCE . Here again,
CE#f1/CE#f2 (PDL129 only) selects the device and
OE# is the output control and should be used to gate
data to the output inputs if the device is selected. Fast
November 25, 2003
page mode accesses are obtained by keeping
A22–A3 (A21–A3 for PDL129) constant and changing
A2 to A0 to select the specific word within that page.
Table 2.
Page Select
Word
A2
A1
A0
Word 0
0
0
0
Word 1
0
0
1
Word 2
0
1
0
Word 3
0
1
1
Word 4
1
0
0
Word 5
1
0
1
Word 6
1
1
0
Word 7
1
1
1
Simultaneous Operation
In addition to the conventional features (read, program, erase-suspend read, and erase-suspend program), the device is capable of reading data from one
bank of memory while a program or erase operation is
in progress in another bank of memory (simultaneous
operation), The bank can be selected by bank addresses (A22–A20) (A21–A20 for PDL129) with zero
latency.
The simultaneous operation can execute multi-function mode in the same bank.
Table 3.
Bank Select (PDL129H)
Bank
CE#f1
CE#f2
A21–A20
Bank 1A
0
1
00, 01, 10
Bank 1B
0
1
11
Bank 2A
1
0
00
Bank 2B
1
0
01, 10, 11
Table 4.
Bank Select (PDL127H)
Bank
A22–A20
Bank A
000
Bank B
001, 010, 011
Bank C
100, 101, 110
Bank D
111
Am70PDL127BDH/Am70PDL129BDH
15
A D V A N C E
I N F O R M A T I O N
Writing Commands/Command Sequences
Autoselect Functions
To write a command or command sequence (which includes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE#f1 or CE#f2 (PDL 129 only) to VIL, and OE# to VIH.
If the system writes the autoselect command sequence, the device enters the autoselect mode. The
system can then read autoselect codes from the internal register (which is separate from the memory array)
on DQ15–DQ0. Standard read cycle timings apply in
this mode. Refer to the Autoselect Command Sequence sections for more information.
The device features an Unlock Bypass mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required
to program a word, instead of four. The “Word Program Command Sequence” section has details on
programming data to the device using both standard
and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device. Table 4 indicates the address
space that each sector occupies. A “bank address” is
the address bits required to uniquely select a bank.
Similarly, a “sector address” refers to the address bits
required to uniquely select a sector. The “Command
Definitions” section has details on erasing a sector or
the entire chip, or suspending/resuming the erase operation.
ICC2 in the DC Characteristics table represents the active current specification for the write mode. The Flash
AC Characteristics section contains timing specification tables and timing diagrams for write operations.
Accelerated Program Operation
The device offers accelerated program operations
through the ACC function. This function is primarily intended to allow faster manufacturing throughput at the
factory.
If the system asserts VHH on this pin, the device automatically enters the aforementioned Unlock Bypass
mode, temporarily unprotects any protected sectors,
and uses the higher voltage on the pin to reduce the
time required for program operations. The system
would use a two-cycle program command sequence
as required by the Unlock Bypass mode. Removing
VHH from the WP#/ACC pin returns the device to normal operation. Note that VHH must not be asserted on
WP#/ACC for operations other than accelerated programming, or device damage may result. In addition,
the WP#/ACC pin should be raised to VCC when not in
use. That is, the WP#/ACC pin should not be left floating or unconnected; inconsistent behavior of the device may result.
16
Standby Mode
When the system is not reading or writing to the device, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced,
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE#f1, CE#f2 (PDL129 only) and RESET# pins are all
held at VIO ± 0.3 V. (Note that this is a more restricted
voltage range than VIH .) If CE#f1, CE#f2 (PDL129
only), and RESET# are held at VIH, but not within VCC
± 0.3 V, the device will be in the standby mode, but the
standby current will be greater. The device requires
standard access time (tCE) for read access when the
device is in either of these standby modes, before it is
ready to read data.
If the device is deselected during erasure or programming, the device draws active current until the
operation is completed.
ICC3 in the DC Characteristics table represents the
CMOS standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables
this mode when addresses remain stable for tACC +
150 ns. The automatic sleep mode is independent of
the CE#f1/CE#f2 (PDL129 only), WE#, and OE# control signals. Standard address access timings provide
new data when addresses are changed. While in
sleep mode, output data is latched and always available to the system. Note that during automatic sleep
mode, OE# must be at VIH before the device reduces
current to the stated sleep mode specification. ICC5 in
the DC Characteristics table represents the automatic
sleep mode current specification.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of tRP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at VSS±0.3 V, the device
draws CMOS standby current (ICC4). If RESET# is
held at VIL but not within VSS±0.3 V, the standby current will be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a “0” (busy) until the
November 25, 2003
internal reset operation is complete, which requires a
time of tREADY (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether
the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing
(RY/BY# pin is “1”), the reset operation is completed
within a time of tREADY (not during Embedded Algorithms). The system can read data tRH after the RESET# pin returns to VIH.
Refer to the pSRAM AC Characteristics tables for RESET# parameters and to Figure 11 for the timing diagram.
Output Disable Mode
When the OE# input is at VIH, output from the device is
disabled. The output pins (except for RY/BY#) are
placed in the highest Impedance state
Table 5.
SecSiTM Sector Addresses
Sector Size
Address Range
Am29PDL127H/
Am29PDL129H
128 words
000000h–00007Fh
Factory-Locked Area
64 words
000000h-00003Fh
Customer-Lockable Area
64 words
000040h-00007Fh
Am70PDL127BDH/Am70PDL129BDH
17
A D V A N C E
Table 6.
Bank A
Bank
18
I N F O R M A T I O N
Am29PDL127H Sector Architecture
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA0
00000000000
4
000000h–000FFFh
SA1
00000000001
4
001000h–001FFFh
SA2
00000000010
4
002000h–002FFFh
SA3
00000000011
4
003000h–003FFFh
SA4
00000000100
4
004000h–004FFFh
SA5
00000000101
4
005000h–005FFFh
SA6
00000000110
4
006000h–006FFFh
SA7
00000000111
4
007000h–007FFFh
SA8
00000001XXX
32
008000h–00FFFFh
SA9
00000010XXX
32
010000h–017FFFh
SA10
00000011XXX
32
018000h–01FFFFh
SA11
00000100XXX
32
020000h–027FFFh
SA12
00000101XXX
32
028000h–02FFFFh
SA13
00000110XXX
32
030000h–037FFFh
SA14
00000111XXX
32
038000h–03FFFFh
SA15
00001000XXX
32
040000h–047FFFh
SA16
00001001XXX
32
048000h–04FFFFh
SA17
00001010XXX
32
050000h–057FFFh
SA18
00001011XXX
32
058000h–05FFFFh
SA19
00001100XXX
32
060000h–067FFFh
SA20
00001101XXX
32
068000h–06FFFFh
SA21
00001110XXX
32
070000h–077FFFh
SA22
00001111XXX
32
078000h–07FFFFh
SA23
00010000XXX
32
080000h–087FFFh
SA24
00010001XXX
32
088000h–08FFFFh
SA25
00010010XXX
32
090000h–097FFFh
SA26
00010011XXX
32
098000h–09FFFFh
SA27
00010100XXX
32
0A0000h–0A7FFFh
SA28
00010101XXX
32
0A8000h–0AFFFFh
SA29
00010110XXX
32
0B0000h–0B7FFFh
SA30
00010111XXX
32
0B8000h–0BFFFFh
SA31
00011000XXX
32
0C0000h–0C7FFFh
SA32
00011001XXX
32
0C8000h–0CFFFFh
SA33
00011010XXX
32
0D0000h–0D7FFFh
SA34
00011011XXX
32
0D8000h–0DFFFFh
SA35
00011100XXX
32
0E0000h–0E7FFFh
SA36
00011101XXX
32
0E8000h–0EFFFFh
SA37
00011110XXX
32
0F0000h–0F7FFFh
SA38
00011111XXX
32
0F8000h–0FFFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 6.
Bank B
Bank
November 25, 2003
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA39
00100000XXX
32
100000h–107FFFh
SA40
00100001XXX
32
108000h–10FFFFh
SA41
00100010XXX
32
110000h–117FFFh
SA42
00100011XXX
32
118000h–11FFFFh
SA43
00100100XXX
32
120000h–127FFFh
SA44
00100101XXX
32
128000h–12FFFFh
SA45
00100110XXX
32
130000h–137FFFh
SA46
00100111XXX
32
138000h–13FFFFh
SA47
00101000XXX
32
140000h–147FFFh
SA48
00101001XXX
32
148000h–14FFFFh
SA49
00101010XXX
32
150000h–157FFFh
SA50
00101011XXX
32
158000h–15FFFFh
SA51
00101100XXX
32
160000h–167FFFh
SA52
00101101XXX
32
168000h–16FFFFh
SA53
00101110XXX
32
170000h–177FFFh
SA54
00101111XXX
32
178000h–17FFFFh
SA55
00110000XXX
32
180000h–187FFFh
SA56
00110001XXX
32
188000h–18FFFFh
SA57
00110010XXX
32
190000h–197FFFh
SA58
00110011XXX
32
198000h–19FFFFh
SA59
00110100XXX
32
1A0000h–1A7FFFh
SA60
00110101XXX
32
1A8000h–1AFFFFh
SA61
00110110XXX
32
1B0000h–1B7FFFh
SA62
00110111XXX
32
1B8000h–1BFFFFh
SA63
00111000XXX
32
1C0000h–1C7FFFh
SA64
00111001XXX
32
1C8000h–1CFFFFh
SA65
00111010XXX
32
1D0000h–1D7FFFh
SA66
00111011XXX
32
1D8000h–1DFFFFh
SA67
00111100XXX
32
1E0000h–1E7FFFh
SA68
00111101XXX
32
1E8000h–1EFFFFh
SA69
00111110XXX
32
1F0000h–1F7FFFh
SA70
00111111XXX
32
1F8000h–1FFFFFh
SA71
01000000XXX
32
200000h–207FFFh
SA72
01000001XXX
32
208000h–20FFFFh
SA73
01000010XXX
32
210000h–217FFFh
SA74
01000011XXX
32
218000h–21FFFFh
SA75
01000100XXX
32
220000h–227FFFh
SA76
01000101XXX
32
228000h–22FFFFh
SA77
01000110XXX
32
230000h–237FFFh
SA78
01000111XXX
32
238000h–23FFFFh
Am70PDL127BDH/Am70PDL129BDH
19
A D V A N C E
Table 6.
Bank B
Bank
20
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA79
01001000XXX
32
240000h–247FFFh
SA80
01001001XXX
32
248000h–24FFFFh
SA81
01001010XXX
32
250000h–257FFFh
SA82
01001011XXX
32
258000h–25FFFFh
SA83
01001100XXX
32
260000h–267FFFh
SA84
01001101XXX
32
268000h–26FFFFh
SA85
01001110XXX
32
270000h–277FFFh
SA86
01001111XXX
32
278000h–27FFFFh
SA87
01010000XXX
32
280000h–287FFFh
SA88
01010001XXX
32
288000h–28FFFFh
SA89
01010010XXX
32
290000h–297FFFh
SA90
01010011XXX
32
298000h–29FFFFh
SA91
01010100XXX
32
2A0000h–2A7FFFh
SA92
01010101XXX
32
2A8000h–2AFFFFh
SA93
01010110XXX
32
2B0000h–2B7FFFh
SA94
01010111XXX
32
2B8000h–2BFFFFh
SA95
01011000XXX
32
2C0000h–2C7FFFh
SA96
01011001XXX
32
2C8000h–2CFFFFh
SA97
01011010XXX
32
2D0000h–2D7FFFh
SA98
01011011XXX
32
2D8000h–2DFFFFh
SA99
01011100XXX
32
2E0000h–2E7FFFh
SA100
01011101XXX
32
2E8000h–2EFFFFh
SA101
01011110XXX
32
2F0000h–2F7FFFh
SA102
01011111XXX
32
2F8000h–2FFFFFh
SA103
01100000XXX
32
300000h–307FFFh
SA104
01100001XXX
32
308000h–30FFFFh
SA105
01100010XXX
32
310000h–317FFFh
SA106
01100011XXX
32
318000h–31FFFFh
SA107
01100100XXX
32
320000h–327FFFh
SA108
01100101XXX
32
328000h–32FFFFh
SA109
01100110XXX
32
330000h–337FFFh
SA110
01100111XXX
32
338000h–33FFFFh
SA111
01101000XXX
32
340000h–347FFFh
SA112
01101001XXX
32
348000h–34FFFFh
SA113
01101010XXX
32
350000h–357FFFh
SA114
01101011XXX
32
358000h–35FFFFh
SA115
01101100XXX
32
360000h–367FFFh
SA116
01101101XXX
32
368000h–36FFFFh
SA117
01101110XXX
32
370000h–377FFFh
SA118
01101111XXX
32
378000h–37FFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 6.
Bank C
Bank B
Bank
November 25, 2003
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA119
01110000XXX
32
380000h–387FFFh
SA120
01110001XXX
32
388000h–38FFFFh
SA121
01110010XXX
32
390000h–397FFFh
SA122
01110011XXX
32
398000h–39FFFFh
SA123
01110100XXX
32
3A0000h–3A7FFFh
SA124
01110101XXX
32
3A8000h–3AFFFFh
SA125
01110110XXX
32
3B0000h–3B7FFFh
SA126
01110111XXX
32
3B8000h–3BFFFFh
SA127
01111000XXX
32
3C0000h–3C7FFFh
SA128
01111001XXX
32
3C8000h–3CFFFFh
SA129
01111010XXX
32
3D0000h–3D7FFFh
SA130
01111011XXX
32
3D8000h–3DFFFFh
SA131
01111100XXX
32
3E0000h–3E7FFFh
SA132
01111101XXX
32
3E8000h–3EFFFFh
SA133
01111110XXX
32
3F0000h–3F7FFFh
SA134
01111111XXX
32
3F8000h–3FFFFFh
SA135
10000000XXX
32
400000h–407FFFh
SA136
10000001XXX
32
408000h–40FFFFh
SA137
10000010XXX
32
410000h–417FFFh
SA138
10000011XXX
32
418000h–41FFFFh
SA139
10000100XXX
32
420000h–427FFFh
SA140
10000101XXX
32
428000h–42FFFFh
SA141
10000110XXX
32
430000h–437FFFh
SA142
10000111XXX
32
438000h–43FFFFh
SA143
10001000XXX
32
440000h–447FFFh
SA144
10001001XXX
32
448000h–44FFFFh
SA145
10001010XXX
32
450000h–457FFFh
SA146
10001011XXX
32
458000h–45FFFFh
SA147
10001100XXX
32
460000h–467FFFh
SA148
10001101XXX
32
468000h–46FFFFh
SA149
10001110XXX
32
470000h–477FFFh
SA150
10001111XXX
32
478000h–47FFFFh
SA151
10010000XXX
32
480000h–487FFFh
SA152
10010001XXX
32
488000h–48FFFFh
SA153
10010010XXX
32
490000h–497FFFh
SA154
10010011XXX
32
498000h–49FFFFh
SA155
10010100XXX
32
4A0000h–4A7FFFh
SA156
10010101XXX
32
4A8000h–4AFFFFh
SA157
10010110XXX
32
4B0000h–4B7FFFh
SA158
10010111XXX
32
4B8000h–4BFFFFh
Am70PDL127BDH/Am70PDL129BDH
21
A D V A N C E
Table 6.
Bank C
Bank
22
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA159
10011000XXX
32
4C0000h–4C7FFFh
SA160
10011001XXX
32
4C8000h–4CFFFFh
SA161
10011010XXX
32
4D0000h–4D7FFFh
SA162
10011011XXX
32
4D8000h–4DFFFFh
SA163
10011100XXX
32
4E0000h–4E7FFFh
SA164
10011101XXX
32
4E8000h–4EFFFFh
SA165
10011110XXX
32
4F0000h–4F7FFFh
SA166
10011111XXX
32
4F8000h–4FFFFFh
SA167
10100000XXX
32
500000h–507FFFh
SA168
10100001XXX
32
508000h–50FFFFh
SA169
10100010XXX
32
510000h–517FFFh
SA170
10100011XXX
32
518000h–51FFFFh
SA171
10100100XXX
32
520000h–527FFFh
SA172
10100101XXX
32
528000h–52FFFFh
SA173
10100110XXX
32
530000h–537FFFh
SA174
10100111XXX
32
538000h–53FFFFh
SA175
10101000XXX
32
540000h–547FFFh
SA176
10101001XXX
32
548000h–54FFFFh
SA177
10101010XXX
32
550000h–557FFFh
SA178
10101011XXX
32
558000h–15FFFFh
SA179
10101100XXX
32
560000h–567FFFh
SA180
10101101XXX
32
568000h–56FFFFh
SA181
10101110XXX
32
570000h–577FFFh
SA182
10101111XXX
32
578000h–57FFFFh
SA183
10110000XXX
32
580000h–587FFFh
SA184
10110001XXX
32
588000h–58FFFFh
SA185
10110010XXX
32
590000h–597FFFh
SA186
10110011XXX
32
598000h–59FFFFh
SA187
10110100XXX
32
5A0000h–5A7FFFh
SA188
10110101XXX
32
5A8000h–5AFFFFh
SA189
10110110XXX
32
5B0000h–5B7FFFh
SA190
10110111XXX
32
5B8000h–5BFFFFh
SA191
10111000XXX
32
5C0000h–5C7FFFh
SA192
10111001XXX
32
5C8000h–5CFFFFh
SA193
10111010XXX
32
5D0000h–5D7FFFh
SA194
10111011XXX
32
5D8000h–5DFFFFh
SA195
10111100XXX
32
5E0000h–5E7FFFh
SA196
10111101XXX
32
5E8000h–5EFFFFh
SA197
10111110XXX
32
5F0000h–5F7FFFh
SA198
10111111XXX
32
5F8000h–5FFFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 6.
Bank C
Bank
November 25, 2003
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA199
11000000XXX
32
600000h–607FFFh
SA200
11000001XXX
32
608000h–60FFFFh
SA201
11000010XXX
32
610000h–617FFFh
SA202
11000011XXX
32
618000h–61FFFFh
SA203
11000100XXX
32
620000h–627FFFh
SA204
11000101XXX
32
628000h–62FFFFh
SA205
11000110XXX
32
630000h–637FFFh
SA206
11000111XXX
32
638000h–63FFFFh
SA207
11001000XXX
32
640000h–647FFFh
SA208
11001001XXX
32
648000h–64FFFFh
SA209
11001010XXX
32
650000h–657FFFh
SA210
11001011XXX
32
658000h–65FFFFh
SA211
11001100XXX
32
660000h–667FFFh
SA212
11001101XXX
32
668000h–66FFFFh
SA213
11001110XXX
32
670000h–677FFFh
SA214
11001111XXX
32
678000h–67FFFFh
SA215
11010000XXX
32
680000h–687FFFh
SA216
11010001XXX
32
688000h–68FFFFh
SA217
11010010XXX
32
690000h–697FFFh
SA218
11010011XXX
32
698000h–69FFFFh
SA219
11010100XXX
32
6A0000h–6A7FFFh
SA220
11010101XXX
32
6A8000h–6AFFFFh
SA221
11010110XXX
32
6B0000h–6B7FFFh
SA222
11010111XXX
32
6B8000h–6BFFFFh
SA223
11011000XXX
32
6C0000h–6C7FFFh
SA224
11011001XXX
32
6C8000h–6CFFFFh
SA225
11011010XXX
32
6D0000h–6D7FFFh
SA226
11011011XXX
32
6D8000h–6DFFFFh
SA227
11011100XXX
32
6E0000h–6E7FFFh
SA228
11011101XXX
32
6E8000h–6EFFFFh
SA229
11011110XXX
32
6F0000h–6F7FFFh
SA230
11011111XXX
32
6F8000h–6FFFFFh
Am70PDL127BDH/Am70PDL129BDH
23
A D V A N C E
Table 6.
Bank D
Bank
24
I N F O R M A T I O N
Am29PDL127H Sector Architecture (Continued)
Sector
Sector Address (A22-A12)
Sector Size (Kwords)
Address Range (x16)
SA231
11100000XXX
32
700000h–707FFFh
SA232
11100001XXX
32
708000h–70FFFFh
SA233
11100010XXX
32
710000h–717FFFh
SA234
11100011XXX
32
718000h–71FFFFh
SA235
11100100XXX
32
720000h–727FFFh
SA236
11100101XXX
32
728000h–72FFFFh
SA237
11100110XXX
32
730000h–737FFFh
SA238
11100111XXX
32
738000h–73FFFFh
SA239
11101000XXX
32
740000h–747FFFh
SA240
11101001XXX
32
748000h–74FFFFh
SA241
11101010XXX
32
750000h–757FFFh
SA242
11101011XXX
32
758000h–75FFFFh
SA243
11101100XXX
32
760000h–767FFFh
SA244
11101101XXX
32
768000h–76FFFFh
SA245
11101110XXX
32
770000h–777FFFh
SA246
11101111XXX
32
778000h–77FFFFh
SA247
11110000XXX
32
780000h–787FFFh
SA248
11110001XXX
32
788000h–78FFFFh
SA249
11110010XXX
32
790000h–797FFFh
SA250
11110011XXX
32
798000h–79FFFFh
SA251
11110100XXX
32
7A0000h–7A7FFFh
SA252
11110101XXX
32
7A8000h–7AFFFFh
SA253
11110110XXX
32
7B0000h–7B7FFFh
SA254
11110111XXX
32
7B8000h–7BFFFFh
SA255
11111000XXX
32
7C0000h–7C7FFFh
SA256
11111001XXX
32
7C8000h–7CFFFFh
SA257
11111010XXX
32
7D0000h–7D7FFFh
SA258
11111011XXX
32
7D8000h–7DFFFFh
SA259
11111100XXX
32
7E0000h–7E7FFFh
SA260
11111101XXX
32
7E8000h–7EFFFFh
SA261
11111110XXX
32
7F0000h–7F7FFFh
SA262
11111111000
4
7F8000h–7F8FFFh
SA263
11111111001
4
7F9000h–7F9FFFh
SA264
11111111010
4
7FA000h–7FAFFFh
SA265
11111111011
4
7FB000h–7FBFFFh
SA266
11111111100
4
7FC000h–7FCFFFh
SA267
11111111101
4
7FD000h–7FDFFFh
SA268
11111111110
4
7FE000h–7FEFFFh
SA269
11111111111
4
7FF000h–7FFFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 7.
Bank 1A
Bank
I N F O R M A T I O N
Am29PDL129H Sector Architecture
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA1-0
0
1
0000000XXX
32
000000h–007FFFh
SA1-1
0
1
0000001XXX
32
008000h–00FFFFh
SA1-2
0
1
0000010XXX
32
010000h–017FFFh
SA1-3
0
1
0000011XXX
32
018000h–01FFFFh
SA1-4
0
1
0000100XXX
32
020000h–027FFFh
SA1-5
0
1
0000101XXX
32
028000h–02FFFFh
SA1-6
0
1
0000110XXX
32
030000h–037FFFh
SA1-7
0
1
0000111XXX
32
038000h–03FFFFh
SA1-8
0
1
0001000XXX
32
040000h–047FFFh
Address Range (x16)
SA1-9
0
1
0001001XXX
32
048000h–04FFFFh
SA1-10
0
1
0001010XXX
32
050000h–057FFFh
SA1-11
0
1
0001011XXX
32
058000h–05FFFFh
SA1-12
0
1
0001100XXX
32
060000h–067FFFh
SA1-13
0
1
0001101XXX
32
068000h–06FFFFh
SA1-14
0
1
0001110XXX
32
070000h–077FFFh
SA1-15
0
1
0001111XXX
32
078000h–07FFFFh
SA1-16
0
1
0010000XXX
32
080000h–087FFFh
SA1-17
0
1
0010001XXX
32
088000h–08FFFFh
SA1-18
0
1
0010010XXX
32
090000h–097FFFh
SA1-19
0
1
0010011XXX
32
098000h–09FFFFh
SA1-20
0
1
0010100XXX
32
0A0000h–0A7FFFh
SA1-21
0
1
0010101XXX
32
0A8000h–0AFFFFh
SA1-22
0
1
0010110XXX
32
0B0000h–0B7FFFh
SA1-23
0
1
0010111XXX
32
0B8000h–0BFFFFh
SA1-24
0
1
0011000XXX
32
0C0000h–0C7FFFh
SA1-25
0
1
0011001XXX
32
0C8000h–0CFFFFh
SA1-26
0
1
0011010XXX
32
0D0000h–0D7FFFh
SA1-27
0
1
0011011XXX
32
0D8000h–0DFFFFh
SA1-28
0
1
0011100XXX
32
0E0000h–0E7FFFh
SA1-29
0
1
0011101XXX
32
0E8000h–0EFFFFh
SA1-30
0
1
0011110XXX
32
0F0000h–0F7FFFh
SA1-31
0
1
0011111XXX
32
0F8000h–0FFFFFh
SA1-32
0
1
0100000XXX
32
100000h–107FFFh
SA1-33
0
1
0100001XXX
32
108000h–10FFFFh
SA1-34
0
1
0100010XXX
32
110000h–117FFFh
SA1-35
0
1
0100011XXX
32
118000h–11FFFFh
SA1-36
0
1
0100100XXX
32
120000h–127FFFh
SA1-37
0
1
0100101XXX
32
128000h–12FFFFh
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
25
A D V A N C E
Table 7.
Bank 1A
Bank
26
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA1-38
0
1
0100110XXX
32
130000h–137FFFh
SA1-39
0
1
0100111XXX
32
138000h–13FFFFh
SA1-40
0
1
0101000XXX
32
140000h–147FFFh
SA1-41
0
1
0101001XXX
32
148000h–14FFFFh
SA1-42
0
1
0101010XXX
32
150000h–157FFFh
SA1-43
0
1
0101011XXX
32
158000h–15FFFFh
SA1-44
0
1
0101100XXX
32
160000h–167FFFh
SA1-45
0
1
0101101XXX
32
168000h–16FFFFh
SA1-46
0
1
0101110XXX
32
170000h–177FFFh
SA1-47
0
1
0101111XXX
32
178000h–17FFFFh
SA1-48
0
1
0110000XXX
32
180000h–187FFFh
SA1-49
0
1
0110001XXX
32
188000h–18FFFFh
SA1-50
0
1
0110010XXX
32
190000h–197FFFh
Address Range (x16)
SA1-51
0
1
0110011XXX
32
198000h–19FFFFh
SA1-52
0
1
0110100XXX
32
1A0000h–1A7FFFh
SA1-53
0
1
0110101XXX
32
1A8000h–1AFFFFh
SA1-54
0
1
0110110XXX
32
1B0000h–1B7FFFh
SA1-55
0
1
0110111XXX
32
1B8000h–1BFFFFh
SA1-56
0
1
0111000XXX
32
1C0000h–1C7FFFh
SA1-57
0
1
0111001XXX
32
1C8000h–1CFFFFh
SA1-58
0
1
0111010XXX
32
1D0000h–1D7FFFh
SA1-59
0
1
0111011XXX
32
1D8000h–1DFFFFh
SA1-60
0
1
0111100XXX
32
1E0000h–1E7FFFh
SA1-61
0
1
0111101XXX
32
1E8000h–1EFFFFh
SA1-62
0
1
0111110XXX
32
1F0000h–1F7FFFh
SA1-63
0
1
0111111XXX
32
1F8000h–1FFFFFh
SA1-64
0
1
1000000XXX
32
200000h–207FFFh
SA1-65
0
1
1000001XXX
32
208000h–20FFFFh
SA1-66
0
1
1000010XXX
32
210000h–217FFFh
SA1-67
0
1
1000011XXX
32
218000h–21FFFFh
SA1-68
0
1
1000100XXX
32
220000h–227FFFh
SA1-69
0
1
1000101XXX
32
228000h–22FFFFh
SA1-70
0
1
1000110XXX
32
230000h–237FFFh
SA1-71
0
1
1000111XXX
32
238000h–23FFFFh
SA1-72
0
1
1001000XXX
32
240000h–247FFFh
SA1-73
0
1
1001001XXX
32
248000h–24FFFFh
SA1-74
0
1
1001010XXX
32
250000h–257FFFh
SA1-75
0
1
1001011XXX
32
258000h–25FFFFh
SA1-76
0
1
1001100XXX
32
260000h–267FFFh
SA1-77
0
1
1001101XXX
32
268000h–26FFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 7.
Bank 1A
Bank
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA1-78
0
1
1001110XXX
32
270000h–277FFFh
SA1-79
0
1
1001111XXX
32
278000h–27FFFFh
SA1-80
0
1
1010000XXX
32
280000h–287FFFh
SA1-81
0
1
1010001XXX
32
288000h–28FFFFh
SA1-82
0
1
1010010XXX
32
290000h–297FFFh
SA1-83
0
1
1010011XXX
32
298000h–29FFFFh
SA1-84
0
1
1010100XXX
32
2A0000h–2A7FFFh
SA1-85
0
1
1010101XXX
32
2A8000h–2AFFFFh
SA1-86
0
1
1010110XXX
32
2B0000h–2B7FFFh
Address Range (x16)
SA1-87
0
1
1010111XXX
32
2B8000h–2BFFFFh
SA1-88
0
1
1011000XXX
32
2C0000h–2C7FFFh
SA1-89
0
1
1011001XXX
32
2C8000h–2CFFFFh
SA1-90
0
1
1011010XXX
32
2D0000h–2D7FFFh
SA1-91
0
1
1011011XXX
32
2D8000h–2DFFFFh
SA1-92
0
1
1011100XXX
32
2E0000h–2E7FFFh
SA1-93
0
1
1011101XXX
32
2E8000h–2EFFFFh
SA1-94
0
1
1011110XXX
32
2F0000h–2F7FFFh
SA1-95
0
1
1011111XXX
32
2F8000h–2FFFFFh
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
27
A D V A N C E
Table 7.
Bank 1B
Bank
28
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA1-96
0
1
1100000XXX
32
300000h–307FFFh
SA1-97
0
1
1100001XXX
32
308000h–30FFFFh
SA1-98
0
1
1100010XXX
32
310000h–317FFFh
SA1-99
0
1
1100011XXX
32
318000h–31FFFFh
SA1-100
0
1
1100100XXX
32
320000h–327FFFh
SA1-101
0
1
1100101XXX
32
328000h–32FFFFh
SA1-102
0
1
1100110XXX
32
330000h–337FFFh
SA1-103
0
1
1100111XXX
32
338000h–33FFFFh
SA1-104
0
1
1101000XXX
32
340000h–347FFFh
SA1-105
0
1
1101001XXX
32
348000h–34FFFFh
SA1-106
0
1
1101010XXX
32
350000h–357FFFh
SA1-107
0
1
1101011XXX
32
358000h–35FFFFh
SA1-108
0
1
1101100XXX
32
360000h–367FFFh
SA1-109
0
1
1101101XXX
32
368000h–36FFFFh
SA1-110
0
1
1101110XXX
32
370000h–377FFFh
SA1-111
0
1
1101111XXX
32
378000h–37FFFFh
SA1-112
0
1
1110000XXX
32
380000h–387FFFh
SA1-113
0
1
1110001XXX
32
388000h–38FFFFh
SA1-114
0
1
1110010XXX
32
390000h–397FFFh
SA1-115
0
1
1110011XXX
32
398000h–39FFFFh
SA1-116
0
1
1110100XXX
32
3A0000h–3A7FFFh
SA1-117
0
1
1110101XXX
32
3A8000h–3AFFFFh
SA1-118
0
1
1110110XXX
32
3B0000h–3B7FFFh
SA1-119
0
1
1110111XXX
32
3B8000h–3BFFFFh
SA1-120
0
1
1111000XXX
32
3C0000h–3C7FFFh
SA1-121
0
1
1111001XXX
32
3C8000h–3CFFFFh
SA1-122
0
1
1111010XXX
32
3D0000h–3D7FFFh
SA1-123
0
1
1111011XXX
32
3D8000h–3DFFFFh
SA1-124
0
1
1111100XXX
32
3E0000h–3E7FFFh
SA1-125
0
1
1111101XXX
32
3E8000h–3EFFFFh
Address Range (x16)
SA1-126
0
1
1111110XXX
32
3F0000h–3F7FFFh
SA1-127
0
1
1111111000
4
3F8000h–3F8FFFh
SA1-128
0
1
1111111001
4
3F9000h–3F9FFFh
SA1-129
0
1
1111111010
4
3FA000h–3FAFFFh
SA1-130
0
1
1111111011
4
3FB000h–3FBFFFh
SA1-131
0
1
1111111100
4
3FC000h–3FCFFFh
SA1-132
0
1
1111111101
4
3FD000h–3FDFFFh
SA1-133
0
1
1111111110
4
3FE000h–3FEFFFh
SA1-134
0
1
1111111111
4
3FF000h–3FFFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 7.
Bank 2A
Bank
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
Address Range (x16)
SA2-0
1
0
0000000000
4
000000h–000FFFh
SA2-1
1
0
0000000001
4
001000h–001FFFh
SA2-2
1
0
0000000010
4
002000h–002FFFh
SA2-3
1
0
0000000011
4
003000h–003FFFh
SA2-4
1
0
0000000100
4
004000h–004FFFh
SA2-5
1
0
0000000101
4
005000h–005FFFh
SA2-6
1
0
0000000110
4
006000h–006FFFh
SA2-7
1
0
0000000111
4
007000h–007FFFh
SA2-8
1
0
0000001XXX
32
008000h–00FFFFh
SA2-9
1
0
0000010XXX
32
010000h–017FFFh
SA2-10
1
0
0000011XXX
32
018000h–01FFFFh
SA2-11
1
0
0000100XXX
32
020000h–027FFFh
SA2-12
1
0
0000101XXX
32
028000h–02FFFFh
SA2-13
1
0
0000110XXX
32
030000h–037FFFh
SA2-14
1
0
0000111XXX
32
038000h–03FFFFh
SA2-15
1
0
0001000XXX
32
040000h–047FFFh
SA2-16
1
0
0001001XXX
32
048000h–04FFFFh
SA2-17
1
0
0001010XXX
32
050000h–057FFFh
SA2-18
1
0
0001011XXX
32
058000h–05FFFFh
SA2-19
1
0
0001100XXX
32
060000h–067FFFh
SA2-20
1
0
0001101XXX
32
068000h–06FFFFh
SA2-21
1
0
0001110XXX
32
070000h–077FFFh
SA2-22
1
0
0001111XXX
32
078000h–07FFFFh
SA2-23
1
0
0010000XXX
32
080000h–087FFFh
SA2-24
1
0
0010001XXX
32
088000h–08FFFFh
SA2-25
1
0
0010010XXX
32
090000h–097FFFh
SA2-26
1
0
0010011XXX
32
098000h–09FFFFh
SA2-27
1
0
0010100XXX
32
0A0000h–0A7FFFh
SA2-28
1
0
0010101XXX
32
0A8000h–0AFFFFh
SA2-29
1
0
0010110XXX
32
0B0000h–0B7FFFh
SA2-30
1
0
0010111XXX
32
0B8000h–0BFFFFh
SA2-31
1
0
0011000XXX
32
0C0000h–0C7FFFh
SA2-32
1
0
0011001XXX
32
0C8000h–0CFFFFh
SA2-33
1
0
0011010XXX
32
0D0000h–0D7FFFh
SA2-34
1
0
0011011XXX
32
0D8000h–0DFFFFh
SA2-35
1
0
0011100XXX
32
0E0000h–0E7FFFh
SA2-36
1
0
0011101XXX
32
0E8000h–0EFFFFh
SA2-37
1
0
0011110XXX
32
0F0000h–0F7FFFh
SA2-38
1
0
0011111XXX
32
0F8000h–0FFFFFh
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
29
A D V A N C E
Table 7.
Bank 2B
Bank
30
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA2-39
1
0
0100000XXX
32
100000h–107FFFh
SA2-40
1
0
0100001XXX
32
108000h–10FFFFh
SA2-41
1
0
0100010XXX
32
110000h–117FFFh
SA2-42
1
0
0100011XXX
32
118000h–11FFFFh
SA2-43
1
0
0100100XXX
32
120000h–127FFFh
SA2-44
1
0
0100101XXX
32
128000h–12FFFFh
SA2-45
1
0
0100110XXX
32
130000h–137FFFh
SA2-46
1
0
0100111XXX
32
138000h–13FFFFh
SA2-47
1
0
0101000XXX
32
140000h–147FFFh
SA2-48
1
0
0101001XXX
32
148000h–14FFFFh
SA2-49
1
0
0101010XXX
32
150000h–157FFFh
SA2-50
1
0
0101011XXX
32
158000h–15FFFFh
SA2-51
1
0
0101100XXX
32
160000h–167FFFh
SA2-52
1
0
0101101XXX
32
168000h–16FFFFh
SA2-53
1
0
0101110XXX
32
170000h–177FFFh
SA2-54
1
0
0101111XXX
32
178000h–17FFFFh
SA2-55
1
0
0110000XXX
32
180000h–187FFFh
SA2-56
1
0
0110001XXX
32
188000h–18FFFFh
SA2-57
1
0
0110010XXX
32
190000h–197FFFh
SA2-58
1
0
0110011XXX
32
198000h–19FFFFh
SA2-59
1
0
0110100XXX
32
1A0000h–1A7FFFh
SA2-60
1
0
0110101XXX
32
1A8000h–1AFFFFh
SA2-61
1
0
0110110XXX
32
1B0000h–1B7FFFh
SA2-62
1
0
0110111XXX
32
1B8000h–1BFFFFh
SA2-63
1
0
0111000XXX
32
1C0000h–1C7FFFh
SA2-64
1
0
0111001XXX
32
1C8000h–1CFFFFh
Address Range (x16)
SA2-65
1
0
0111010XXX
32
1D0000h–1D7FFFh
SA2-66
1
0
0111011XXX
32
1D8000h–1DFFFFh
SA2-67
1
0
0111100XXX
32
1E0000h–1E7FFFh
SA2-68
1
0
0111101XXX
32
1E8000h–1EFFFFh
SA2-69
1
0
0111110XXX
32
1F0000h–1F7FFFh
SA2-70
1
0
0111111XXX
32
1F8000h–1FFFFFh
SA2-71
1
0
1000000XXX
32
200000h–207FFFh
SA2-72
1
0
1000001XXX
32
208000h–20FFFFh
SA2-73
1
0
1000010XXX
32
210000h–217FFFh
SA2-74
1
0
1000011XXX
32
218000h–21FFFFh
SA2-75
1
0
1000100XXX
32
220000h–227FFFh
SA2-76
1
0
1000101XXX
32
228000h–22FFFFh
SA2-77
1
0
1000110XXX
32
230000h–237FFFh
SA2-78
1
0
1000111XXX
32
238000h–23FFFFh
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 7.
Bank 2B
Bank
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA2-79
1
0
1001000XXX
32
240000h–247FFFh
SA2-80
1
0
1001001XXX
32
248000h–24FFFFh
SA2-81
1
0
1001010XXX
32
250000h–257FFFh
SA2-82
1
0
1001011XXX
32
258000h–25FFFFh
SA2-83
1
0
1001100XXX
32
260000h–267FFFh
SA2-84
1
0
1001101XXX
32
268000h–26FFFFh
SA2-85
1
0
1001110XXX
32
270000h–277FFFh
SA2-86
1
0
1001111XXX
32
278000h–27FFFFh
SA2-87
1
0
1010000XXX
32
280000h–287FFFh
SA2-88
1
0
1010001XXX
32
288000h–28FFFFh
SA2-89
1
0
1010010XXX
32
290000h–297FFFh
SA2-90
1
0
1010011XXX
32
298000h–29FFFFh
SA2-91
1
0
1010100XXX
32
2A0000h–2A7FFFh
SA2-92
1
0
1010101XXX
32
2A8000h–2AFFFFh
SA2-93
1
0
1010110XXX
32
2B0000h–2B7FFFh
SA2-94
1
0
1010111XXX
32
2B8000h–2BFFFFh
SA2-95
1
0
1011000XXX
32
2C0000h–2C7FFFh
SA2-96
1
0
1011001XXX
32
2C8000h–2CFFFFh
SA2-97
1
0
1011010XXX
32
2D0000h–2D7FFFh
SA2-98
1
0
1011011XXX
32
2D8000h–2DFFFFh
SA2-99
1
0
1011100XXX
32
2E0000h–2E7FFFh
Address Range (x16)
SA2-100
1
0
1011101XXX
32
2E8000h–2EFFFFh
SA2-101
1
0
1011110XXX
32
2F0000h–2F7FFFh
SA2-102
1
0
1011111XXX
32
2F8000h–2FFFFFh
SA2-103
1
0
1100000XXX
32
300000h–307FFFh
SA2-104
1
0
1100001XXX
32
308000h–30FFFFh
SA2-105
1
0
1100010XXX
32
310000h–317FFFh
SA2-106
1
0
1100011XXX
32
318000h–31FFFFh
SA2-107
1
0
1100100XXX
32
320000h–327FFFh
SA2-108
1
0
1100101XXX
32
328000h–32FFFFh
SA2-109
1
0
1100110XXX
32
330000h–337FFFh
SA2-110
1
0
1100111XXX
32
338000h–33FFFFh
SA2-111
1
0
1101000XXX
32
340000h–347FFFh
SA2-112
1
0
1101001XXX
32
348000h–34FFFFh
SA2-113
1
0
1101010XXX
32
350000h–357FFFh
SA2-114
1
0
1101011XXX
32
358000h–35FFFFh
SA2-115
1
0
1101100XXX
32
360000h–367FFFh
SA2-116
1
0
1101101XXX
32
368000h–36FFFFh
SA2-117
1
0
1101110XXX
32
370000h–377FFFh
SA2-118
1
0
1101111XXX
32
378000h–37FFFFh
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
31
A D V A N C E
Table 7.
Bank 2B
Bank
32
I N F O R M A T I O N
Am29PDL129H Sector Architecture (Continued)
Sector
CE#f1
CE#f2
Sector Address
(A21-A12)
Sector Size
(Kwords)
SA2-119
1
0
1110000XXX
32
380000h–387FFFh
SA2-120
1
0
1110001XXX
32
388000h–38FFFFh
SA2-121
1
0
1110010XXX
32
390000h–397FFFh
SA2-122
1
0
1110011XXX
32
398000h–39FFFFh
SA2-123
1
0
1110100XXX
32
3A0000h–3A7FFFh
SA2-124
1
0
1110101XXX
32
3A8000h–3AFFFFh
SA2-125
1
0
1110110XXX
32
3B0000h–3B7FFFh
SA2-126
1
0
1110111XXX
32
3B8000h–3BFFFFh
SA2-127
1
0
1111000XXX
32
3C0000h–3C7FFFh
SA2-128
1
0
1111001XXX
32
3C8000h–3CFFFFh
SA2-129
1
0
1111010XXX
32
3D0000h–3D7FFFh
SA2-130
1
0
1111011XXX
32
3D8000h–3DFFFFh
SA2-131
1
0
1111100XXX
32
3E0000h–3E7FFFh
SA2-132
1
0
1111101XXX
32
3E8000h–3EFFFFh
SA2-133
1
0
1111110XXX
32
3F0000h–3F7FFFh
SA2-134
1
0
1111111XXX
32
3F8000h–3FFFFFh
Am70PDL127BDH/Am70PDL129BDH
Address Range (x16)
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Table 8. Am29PDL127H Boot Sector/Sector Block
Addresses for Protection/Unprotection
Sector
A22-A12
Sector/
Sector Block Size
011111XXXXX
128 (4x32) Kwords
A22-A12
Sector/
Sector Block Size
SA131-SA134
Sector
SA135-SA138
100000XXXXX
128 (4x32) Kwords
SA0
00000000000
4 Kwords
SA139-SA142
100001XXXXX
128 (4x32) Kwords
SA1
00000000001
4 Kwords
SA143-SA146
100010XXXXX
128 (4x32) Kwords
SA2
00000000010
4 Kwords
SA147-SA150
100011XXXXX
128 (4x32) Kwords
SA3
00000000011
4 Kwords
SA151-SA154
100100XXXXX
128 (4x32) Kwords
SA4
00000000100
4 Kwords
SA155-SA158
100101XXXXX
128 (4x32) Kwords
SA5
00000000101
4 Kwords
SA159-SA162
100110XXXXX
128 (4x32) Kwords
SA6
00000000110
4 Kwords
SA163-SA166
100111XXXXX
128 (4x32) Kwords
SA7
00000000111
4 Kwords
SA167-SA170
101000XXXXX
128 (4x32) Kwords
SA171-SA174
101001XXXXX
128 (4x32) Kwords
SA8-SA10
00000001XXX
00000010XXX
00000011XXX
96 (3x32) Kwords
SA175-SA178
101010XXXXX
128 (4x32) Kwords
SA179-SA182
101011XXXXX
128 (4x32) Kwords
SA11-SA14
000001XXXXX
128 (4x32) Kwords
SA183-SA186
101100XXXXX
128 (4x32) Kwords
SA15-SA18
000010XXXXX
128 (4x32) Kwords
SA187-SA190
101101XXXXX
128 (4x32) Kwords
SA19-SA22
000011XXXXX
128 (4x32) Kwords
SA191-SA194
101110XXXXX
128 (4x32) Kwords
SA23-SA26
000100XXXXX
128 (4x32) Kwords
SA195-SA198
101111XXXXX
128 (4x32) Kwords
SA27-SA30
000101XXXXX
128 (4x32) Kwords
SA199-SA202
110000XXXXX
128 (4x32) Kwords
SA31-SA34
000110XXXXX
128 (4x32) Kwords
SA203-SA206
110001XXXXX
128 (4x32) Kwords
SA35-SA38
000111XXXXX
128 (4x32) Kwords
SA207-SA210
110010XXXXX
128 (4x32) Kwords
SA39-SA42
001000XXXXX
128 (4x32) Kwords
SA211-SA214
110011XXXXX
128 (4x32) Kwords
SA43-SA46
001001XXXXX
128 (4x32) Kwords
SA215-SA218
110100XXXXX
128 (4x32) Kwords
SA47-SA50
001010XXXXX
128 (4x32) Kwords
SA219-SA222
110101XXXXX
128 (4x32) Kwords
SA51-SA54
001011XXXXX
128 (4x32) Kwords
SA223-SA226
110110XXXXX
128 (4x32) Kwords
SA55-SA58
001100XXXXX
128 (4x32) Kwords
SA227-SA230
110111XXXXX
128 (4x32) Kwords
SA59-SA62
001101XXXXX
128 (4x32) Kwords
SA231-SA234
111000XXXXX
128 (4x32) Kwords
SA63-SA66
001110XXXXX
128 (4x32) Kwords
SA235-SA238
111001XXXXX
128 (4x32) Kwords
SA67-SA70
001111XXXXX
128 (4x32) Kwords
SA239-SA242
111010XXXXX
128 (4x32) Kwords
SA71-SA74
010000XXXXX
128 (4x32) Kwords
SA243-SA246
111011XXXXX
128 (4x32) Kwords
SA75-SA78
010001XXXXX
128 (4x32) Kwords
SA247-SA250
111100XXXXX
128 (4x32) Kwords
SA79-SA82
010010XXXXX
128 (4x32) Kwords
SA251-SA254
111101XXXXX
128 (4x32) Kwords
SA83-SA86
010011XXXXX
128 (4x32) Kwords
SA255-SA258
111110XXXXX
128 (4x32) Kwords
SA87-SA90
010100XXXXX
128 (4x32) Kwords
SA91-SA94
010101XXXXX
128 (4x32) Kwords
SA259-SA261
96 (3x32) Kwords
SA95-SA98
010110XXXXX
128 (4x32) Kwords
11111100XXX
11111101XXX
11111110XXX
SA99-SA102
010111XXXXX
128 (4x32) Kwords
SA262
11111111000
4 Kwords
SA103-SA106
011000XXXXX
128 (4x32) Kwords
SA263
11111111001
4 Kwords
SA107-SA110
011001XXXXX
128 (4x32) Kwords
SA264
11111111010
4 Kwords
SA111-SA114
011010XXXXX
128 (4x32) Kwords
SA265
11111111011
4 Kwords
SA115-SA118
011011XXXXX
128 (4x32) Kwords
SA266
11111111100
4 Kwords
SA119-SA122
011100XXXXX
128 (4x32) Kwords
SA267
11111111101
4 Kwords
SA123-SA126
011101XXXXX
128 (4x32) Kwords
SA268
11111111110
4 Kwords
SA127-SA130
011110XXXXX
128 (4x32) Kwords
SA269
11111111111
4 Kwords
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
33
A D V A N C E
I N F O R M A T I O N
Table 9. Am29PDL129H Boot Sector/Sector Block
Addresses for Protection/Unprotection
CE#f1 Control
Table 10. Am29PDL129H Boot Sector/Sector
Block Addresses for Protection/Unprotection
CE#f2 Control
Sector
Group
A21-12
Sector/Sector
Block Size
Sector
Group
A21-12
Sector/Sector
Block Size
SA1-0–SA1-3
00000XXXXX
128 (4x32) Kwords
SA2-0
0000000000
4 Kwords
SA1-4–SA1-7
00001XXXXX
128 (4x32) Kwords
SA2-1
0000000001
4 Kwords
SA1-8–SA1-11
00010XXXXX
128 (4x32) Kwords
SA2-2
0000000010
4 Kwords
SA1-12–SA1-15
00011XXXXX
128 (4x32) Kwords
SA2-3
0000000011
4 Kwords
SA1-16–SA1-19
00100XXXXX
128 (4x32) Kwords
SA2-4
0000000100
4 Kwords
SA1-20–SA1-23
00101XXXXX
128 (4x32) Kwords
SA2-5
0000000101
4 Kwords
SA1-24–SA1-27
00110XXXXX
128 (4x32) Kwords
SA2-6
0000000110
4 Kwords
SA1-28–SA1-31
00111XXXXX
128 (4x32) Kwords
SA2-7
0000000111
4 Kwords
SA1-32–SA1-35
01000XXXXX
128 (4x32) Kwords
SA2-8
0000001XXX
32 Kwords
SA1-36–SA1-39
01001XXXXX
128 (4x32) Kwords
SA2-9
0000010XXX
32 Kwords
SA1-40–SA1-43
01010XXXXX
128 (4x32) Kwords
SA2-10
0000011XXX
32 Kwords
SA1-44–SA1-47
01011XXXXX
128 (4x32) Kwords
SA2-11 - SA2-14
00001XXXXX
128 (4x32) Kwords
SA1-48–SA1-51
01100XXXXX
128 (4x32) Kwords
SA2-15 - SA2-18
00010XXXXX
128 (4x32) Kwords
SA1-52–SA1-55
01101XXXXX
128 (4x32) Kwords
SA2-19 - SA2-22
00011XXXXX
128 (4x32) Kwords
SA1-56–SA1-59
01110XXXXX
128 (4x32) Kwords
SA2-23 - SA2-26
00100XXXXX
128 (4x32) Kwords
SA1-60–SA1-63
01111XXXXX
128 (4x32) Kwords
SA2-27 - SA2-30
00101XXXXX
128 (4x32) Kwords
SA1-64–SA1-67
10000XXXXX
128 (4x32) Kwords
SA2-31 - SA2-34
00110XXXXX
128 (4x32) Kwords
SA1-68–SA1-71
10001XXXXX
128 (4x32) Kwords
SA2-35 - SA2-38
00111XXXXX
128 (4x32) Kwords
SA1-72–SA1-75
10010XXXXX
128 (4x32) Kwords
SA2-39 - SA2-42
01000XXXXX
128 (4x32) Kwords
SA1-76–SA1-79
10011XXXXX
128 (4x32) Kwords
SA2-43 - SA2-46
01001XXXXX
128 (4x32) Kwords
SA1-80–SA1-83
10100XXXXX
128 (4x32) Kwords
SA2-47 - SA2-50
01010XXXXX
128 (4x32) Kwords
SA1-84–SA1-87
10101XXXXX
128 (4x32) Kwords
SA2-51 - SA2-54
01011XXXXX
128 (4x32) Kwords
SA1-88–SA1-91
10110XXXXX
128 (4x32) Kwords
SA2-55 - SA2-58
01100XXXXX
128 (4x32) Kwords
SA1-92–SA1-95
10111XXXXX
128 (4x32) Kwords
SA2-59 - SA2-62
01101XXXXX
128 (4x32) Kwords
SA1-96–SA1-99
11000XXXXX
128 (4x32) Kwords
SA2-63 - SA2-66
01110XXXXX
128 (4x32) Kwords
SA1-100–SA1-103
11001XXXXX
128 (4x32) Kwords
SA2-67 - SA2-70
01111XXXXX
128 (4x32) Kwords
SA1-104–SA1-107
11010XXXXX
128 (4x32) Kwords
SA2-71 - SA2-74
10000XXXXX
128 (4x32) Kwords
SA1-108–SA1-111
11011XXXXX
128 (4x32) Kwords
SA2-75 - SA2-78
10001XXXXX
128 (4x32) Kwords
SA1-112–SA1-115
11100XXXXX
128 (4x32) Kwords
SA2-79 - SA2-82
10010XXXXX
128 (4x32) Kwords
SA1-116–SA1-119
11101XXXXX
128 (4x32) Kwords
SA2-83 - SA2-86
10011XXXXX
128 (4x32) Kwords
SA1-120–SA1-123
11110XXXXX
128 (4x32) Kwords
SA2-87 - SA2-90
10100XXXXX
128 (4x32) Kwords
SA1-124
1111100XXX
32 Kwords
SA2-91 - SA2-94
10101XXXXX
128 (4x32) Kwords
SA1-125
1111101XXX
32 Kwords
SA2-95 - SA2-98
10110XXXXX
128 (4x32) Kwords
SA1-126
1111110XXX
32 Kwords
SA2-99 - SA2-102
10111XXXXX
128 (4x32) Kwords
SA1-127
1111111000
4 Kwords
SA2-103 - SA2-106
11000XXXXX
128 (4x32) Kwords
SA1-128
1111111001
4 Kwords
SA2-107 - SA2-110
11001XXXXX
128 (4x32) Kwords
SA1-129
1111111010
4 Kwords
SA2-111 - SA2-114
11010XXXXX
128 (4x32) Kwords
SA1-130
1111111011
4 Kwords
SA2-115 - SA2-118
11011XXXXX
128 (4x32) Kwords
SA1-131
1111111100
4 Kwords
SA2-119 - SA2-122
11100XXXXX
128 (4x32) Kwords
SA1-132
1111111101
4 Kwords
SA2-123 - SA2-126
11101XXXXX
128 (4x32) Kwords
SA1-133
1111111110
4 Kwords
SA2-127 - SA2-130
11110XXXXX
128 (4x32) Kwords
SA1-134
1111111111
4 Kwords
SA2-131 - SA2-134
11111XXXXX
128 (4x32) Kwords
34
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
SECTOR PROTECTION
The Am29PDL127H/Am29PDL129H features several
levels of sector protection, which can disable both the
program and erase operations in certain sectors or
sector groups:
■ Dynamically Locked—The sector is protected and
can be changed by a simple command.
Persistent Sector Protection
To achieve these states, three types of “bits” are used:
A command sector protection method that replaces
the old 12 V controlled protection method.
Persistent Protection Bit (PPB)
Password Sector Protection
A highly sophisticated protection method that requires
a password before changes to certain sectors or sector groups are permitted.
WP# Hardware Protection
A write protect pin that can prevent program or erase
operations in sectors 0, 1, 268, and 269 in PDL 127 or
in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129. The
WP# Hardware Protection feature is always available,
regardless of which of the other two methods are chosen.
Selecting a Sector Protection Mode
The device defaults to the Persistent Sector Protection
mode. However, to prevents a program or virus from
later setting the Password Mode Locking Bit, which
would cause an unexpected shift from the default Persistent Sector Protection Mode into the Password Protection Mode, it is recommended that either of two
one-time programmable non-volatile bits that permanently define which sector protection method be set
before the device is first programmed. The Persistent Sector Protection Mode Locking Bit permanently sets the device to the Persistent Sector
Protection mode. The Password Mode Locking Bit
permanently sets the device to the Password Sector
Protection mode. It is not possible to switch between
the two protection modes once a locking bit has been
set.
The device is shipped with all sectors unprotected.
AMD offers the option of programming and protecting
sectors at the factory prior to shipping the device
through AMD’s ExpressFlash™ Service. Contact an
AMD representative for details.
It is possible to determine whether a sector is protected or unprotected. See Autoselect Command Sequence for details.
Persistent Sector Protection
The Persistent Sector Protection method replaces the
12 V controlled protection method in previous AMD
flash devices. This new method provides three different sector protection states:
■ Persistently Locked—The sector is protected and
cannot be changed.
November 25, 2003
■ Unlocked—The sector is unprotected and can be
changed by a simple command.
A single Persistent (non-volatile) Protection Bit is assigned to a maximum four sectors (see the sector address tables for specific sector protection groupings).
All 4 Kword boot-block sectors have individual sector
Persistent Protection Bits (PPBs) for greater flexibility.
Each PPB is individually modifiable through the PPB
Write Command.
The device erases all PPBs in parallel. If any PPB requires erasure, the device must be instructed to preprogram all of the sector PPBs prior to PPB erasure.
Otherwise, a previously erased sector PPBs can potentially be over-erased. The flash device does not
have a built-in means of preventing sector PPBs
over-erasure.
Persistent Protection Bit Lock (PPB Lock)
The Persistent Protection Bit Lock (PPB Lock) is a global volatile bit. When set to “1”, the PPBs cannot be
changed. When cleared (“0”), the PPBs are changeable. There is only one PPB Lock bit per device. The
PPB Lock is cleared after power-up or hardware reset.
There is no command sequence to unlock the PPB
Lock.
Dynamic Protection Bit (DYB)
A volatile protection bit is assigned for each sector.
After power-up or hardware reset, the contents of all
DYBs is “0”. Each DYB is individually modifiable
through the DYB Write Command.
When the par ts are first shipped, the PPBs are
cleared, the DYBs are cleared, and PPB Lock is defaulted to power up in the cleared state – meaning the
PPBs are changeable.
When the device is first powered on the DYBs power
up cleared (sectors not protected). The Protection
State for each sector is determined by the logical OR
of the PPB and the DYB related to that sector. For the
sectors that have the PPBs cleared, the DYBs control
whether or not the sector is protected or unprotected.
By issuing the DYB Write command sequences, the
DYBs will be set or cleared, thus placing each sector in
the protected or unprotected state. These are the
so-called Dynamic Locked or Unlocked states. They
are called dynamic states because it is very easy to
switch back and forth between the protected and unprotected conditions. This allows software to easily
protect sectors against inadvertent changes yet does
Am70PDL127BDH/Am70PDL129BDH
35
A D V A N C E
I N F O R M A T I O N
not prevent the easy removal of protection when
changes are needed. The DYBs maybe set or cleared
as often as needed.
The PPBs allow for a more static, and difficult to
change, level of protection. The PPBs retain their state
across power cycles because they are non-volatile. Individual PPBs are set with a command but must all be
cleared as a group through a complex sequence of
program and erasing commands. The PPBs are also
limited to 100 erase cycles.
The PPB Lock bit adds an additional level of protection. Once all PPBs are programmed to the desired
settings, the PPB Lock may be set to “1”. Setting the
PPB Lock disables all program and erase commands
to the non-volatile PPBs. In effect, the PPB Lock Bit
locks the PPBs into their current state. The only way to
clear the PPB Lock is to go through a power cycle.
System boot code can determine if any changes to the
PPB are needed; for example, to allow new system
code to be downloaded. If no changes are needed
then the boot code can set the PPB Lock to disable
any further changes to the PPBs during system operation.
The WP#/ACC write protect pin adds a final level of
hardware protection to sectors 0, 1, 268, and 269 in
PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in
PDL 129. When this pin is low it is not possible to
change the contents of these sectors. These sectors
generally hold system boot code. The WP#/ACC pin
can prevent any changes to the boot code that could
override the choices made while setting up sector protection during system initialization.
It is possible to have sectors that have been persistently locked, and sectors that are left in the dynamic
state. The sectors in the dynamic state are all unprotected. If there is a need to protect some of them, a
simple DYB Write command sequence is all that is
necessary. The DYB write command for the dynamic
sectors switch the DYBs to signify protected and unprotected, respectively. If there is a need to change the
status of the persistently locked sectors, a few more
steps are required. First, the PPB Lock bit must be disabled by either putting the device through a power-cycle, or hardware reset. The PPBs can then be
changed to reflect the desired settings. Setting the
PPB lock bit once again will lock the PPBs, and the device operates normally again.
The best protection is achieved by executing the PPB
lock bit set command early in the boot code, and protect the boot code by holding WP#/ACC = VIL.
Table 11.
Sector Protection Schemes
DYB
PPB
PPB
Lock
0
0
0
Unprotected—PPB and DYB are
changeable
0
0
1
Unprotected—PPB not
changeable, DYB is changeable
0
1
0
1
0
0
1
1
0
0
1
1
1
0
1
1
1
1
Sector State
Protected—PPB and DYB are
changeable
Protected—PPB not
changeable, DYB is changeable
Table 11 contains all possible combinations of the
DYB, PPB, and PPB lock relating to the status of the
sector.
In summary, if the PPB is set, and the PPB lock is set,
the sector is protected and the protection can not be
removed until the next power cycle clears the PPB
lock. If the PPB is cleared, the sector can be dynamically locked or unlocked. The DYB then controls
whether or not the sector is protected or unprotected.
If the user attempts to program or erase a protected
sector, the device ignores the command and returns to
read mode. A program command to a protected sector
enables status polling for approximately 1 µs before
the device returns to read mode without having modified the contents of the protected sector. An erase
command to a protected sector enables status polling
for approximately 50 µs after which the device returns
to read mode without having erased the protected sector.
The programming of the DYB, PPB, and PPB lock for a
g iven se cto r ca n be ver i fie d by w r iti ng a
DYB/PPB/PPB lock verify command to the device.
Persistent Sector Protection Mode Locking Bit
Like the password mode locking bit, a Persistent Sector Protection mode locking bit exists to guarantee that
the device remain in software sector protection. Once
set, the Persistent Sector Protection locking bit prevents programming of the password protection mode
locking bit. This guarantees that a hacker could not
place the device in password protection mode.
Password Protection Mode
The Password Sector Protection Mode method allows
an even higher level of security than the Persistent
Sector Protection Mode. There are two main differ-
36
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
ences between the Persistent Sector Protection and
the Password Sector Protection Mode:
■ When the device is first powered on, or comes out
of a reset cycle, the PPB Lock bit set to the locked
state, rather than cleared to the unlocked state.
■ The only means to clear the PPB Lock bit is by writing a unique 64-bit Password to the device.
The Password Sector Protection method is otherwise
identical to the Persistent Sector Protection method.
A 64-bit password is the only additional tool utilized in
this method.
Once the Password Mode Locking Bit is set, the password is permanently set with no means to read, program, or erase it. The password is used to clear the
PPB Lock bit. The Password Unlock command must
be written to the flash, along with a password. The
flash device internally compares the given password
with the pre-programmed password. If they match, the
PPB Lock bit is cleared, and the PPBs can be altered.
If they do not match, the flash device does nothing.
There is a built-in 2 µs delay for each “password
check.” This delay is intended to thwart any efforts to
run a program that tries all possible combinations in
order to crack the password.
Password and Password Mode Locking Bit
In order to select the Password sector protection
scheme, the customer must first program the password. The password may be correlated to the unique
Electronic Serial Number (ESN) of the particular flash
device. Each ESN is different for every flash device;
therefore each password should be different for every
flash device. While programming in the password region, the customer may perform Password Verify operations.
Once the desired password is programmed in, the
customer must then set the Password Mode Locking
Bit. This operation achieves two objectives:
1. Permanently sets the device to operate using the
Password Protection Mode. It is not possible to reverse this function.
2. Disables all further commands to the password region. All program, and read operations are ignored.
Both of these objectives are important, and if not carefully considered, may lead to unrecoverable errors.
The user must be sure that the Password Protection
method is desired when setting the Password Mode
Locking Bit. More importantly, the user must be sure
that the password is correct when the Password Mode
Locking Bit is set. Due to the fact that read operations
are disabled, there is no means to verify what the
password is afterwards. If the password is lost after
setting the Password Mode Locking Bit, there will be
no way to clear the PPB Lock bit.
November 25, 2003
The Password Mode Locking Bit, once set, prevents
reading the 64-bit password on the DQ bus and further
password programming. The Password Mode Locking
Bit is not erasable. Once Password Mode Locking Bit
is programmed, the Persistent Sector Protection Locking Bit is disabled from programming, guaranteeing
that no changes to the protection scheme are allowed.
64-bit Password
The 64-bit Password is located in its own memory
space and is accessible through the use of the Password Program and Verify commands (see “Password
Verify Command”). The password function works in
conjunction with the Password Mode Locking Bit,
which when set, prevents the Password Verify command from reading the contents of the password on
the pins of the device.
Write Protect (WP#)
The Write Protect feature provides a hardware method
of protecting sectors 0, 1, 268, and 269 in PDL 127 or
in SA1-133, SA1-134, SA2-0, SA2-1 in PDL 129 without using VID. This function is provided by the WP# pin
and overrides the previously discussed High Voltage
Sector Protection method.
If the system asserts VIL on the WP#/ACC pin, the device disables program and erase functions in the two
outermost 4 Kword sectors on both ends of the flash
array independent of whether it was previously protected or unprotected.
If the system asserts VIH on the WP#/ACC pin, the device reverts to whether sectors 0, 1, 268, and 269 in
PDL 127 or in SA1-133, SA1-134, SA2-0, SA2-1 in
PDL 129 were last set to be protected or unprotected.
That is, sector protection or unprotection for these sectors depends on whether they were last protected or
unprotected using the method described in High Voltage Sector Protection.
Note that the WP#/ACC pin must not be left floating or
unconnected; inconsistent behavior of the device may
result.
Persistent Protection Bit Lock
The Persistent Protection Bit (PPB) Lock is a volatile
bit that reflects the state of the Password Mode Locking Bit after power-up reset. If the Password Mode
Lock Bit is also set after a hardware reset (RESET#
asserted) or a power-up reset, the ONLY means for
clearing the PPB Lock Bit in Password Protection
Mode is to issue the Password Unlock command. Successful execution of the Password Unlock command
clears the PPB Lock Bit, allowing for sector PPBs
modifications. Asserting RESET#, taking the device
through a power-on reset, or issuing the PPB Lock Bit
Set command sets the PPB Lock Bit to a “1” when the
Password Mode Lock Bit is not set.
Am70PDL127BDH/Am70PDL129BDH
37
A D V A N C E
I N F O R M A T I O N
If the Password Mode Locking Bit is not set, including
Persistent Protection Mode, the PPB Lock Bit is
cleared after power-up or hardware reset. The PPB
Lock Bit is set by issuing the PPB Lock Bit Set command. Once set the only means for clearing the PPB
Lock Bit is by issuing a hardware or power-up reset.
The Password Unlock command is ignored in Persistent Protection Mode.
38
High Voltage Sector Protection
Sector protection and unprotection may also be implemented using programming equipment. The procedure requires high voltage (VID ) to be placed on the
RESET# pin. Refer to Figure 1 for details on this procedure. Note that for sector unprotect, all unprotected
sectors must first be protected prior to the first sector
write cycle.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
START
START
Protect all sectors:
The indicated portion
of the sector protect
algorithm must be
performed for all
unprotected sectors
prior to issuing the
first sector
unprotect address
PLSCNT = 1
RESET# = VID
Wait 4 µs
Temporary Sector
Unprotect Mode
No
PLSCNT = 1
RESET# = VID
Wait 4 µs
No
First Write
Cycle = 60h?
First Write
Cycle = 60h?
Yes
Yes
Set up sector
address
No
All sectors
protected?
Sector Protect:
Write 60h to sector
address with
A7-A0 =
00000010
Yes
Set up first sector
address
Sector Unprotect:
Write 60h to sector
address with
A7-A0 =
01000010
Wait 100 µs
Increment
PLSCNT
Temporary Sector
Unprotect Mode
Verify Sector
Protect: Write 40h
to sector address
with A7-A0 =
00000010
Reset
PLSCNT = 1
Read from
sector address
with A7-A0 =
00000010
Wait 1.2 ms
Verify Sector
Unprotect: Write
40h to sector
address with
A7-A0 =
00000010
Increment
PLSCNT
No
No
PLSCNT
= 25?
Yes
Yes
Remove VID
from RESET#
No
Yes
Protect another
sector?
No
Write reset
command
Remove VID
from RESET#
Sector Protect
complete
Write reset
command
Device failed
Read from
sector address
with A7-A0 =
00000010
Data = 01h?
Sector Protect
complete
Sector Protect
Algorithm
PLSCNT
= 1000?
Set up
next sector
address
No
Yes
Remove VID
from RESET#
Write reset
command
Data = 00h?
Yes
Last sector
verified?
No
Yes
Remove VID
from RESET#
Sector Unprotect
complete
Write reset
command
Device failed
Sector Unprotect
complete
Sector Unprotect
Algorithm
Figure 1. In-System Sector Protection/
Sector Unprotection Algorithms
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
39
A D V A N C E
I N F O R M A T I O N
Temporary Sector Unprotect
This feature allows temporary unprotection of previously protected sectors to change data in-system. The
Sector Unprotect mode is activated by setting the RESET# pin to VID. During this mode, formerly protected
sectors can be programmed or erased by selecting the
sector addresses. Once VID is removed from the RESET# pin, all the previously protected sectors are
protected again. Figure 2 shows the algorithm, and
Figure 19 shows the timing diagrams, for this feature.
While PPB lock is set, the device cannot enter the
Temporary Sector Unprotection Mode.
START
RESET# = VID
(Note 1)
Perform Erase or
Program Operations
RESET# = VIH
Temporary Sector
Unprotect Completed
(Note 2)
Notes:
1. All protected sectors unprotected (If WP#/ACC = VIL,
sectors 0, 1, 268, 269 in PDL 127 or in SA1-133,
SA1-134, SA2-0, SA2-1 in PDL 129.will remain
protected).
2. All previously protected sectors are protected once
again.
Figure 2.
Temporary Sector Unprotect Operation
indic at or bits ( DQ6, DQ7) to indic ate the fac tory-locked and customer-locked status of the part.
The system accesses the SecSi Sector through a
command sequence (see “Enter SecSi™ Sector/Exit
SecSi Sector Command Sequence”). After the system
has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the boot sectors. This
mode of operation continues until the system issues
the Exit SecSi Sector command sequence, or until
power is removed from the device. On power-up, or
following a hardware reset, the device reverts to sending commands to the normal address space.
Factory-Locked Area (64 words)
T h e fa c t o r y - l o cke d a r e a o f t h e S e c S i S e c t o r
(000000h-00003Fh) is locked when the par t is
shipped, whether or not the area was programmed at
the factory. The SecSi Sector Factory-locked Indicator
Bit (DQ7) is permanently set to a “1”. AMD offers the
ExpressFlash service to program the factory-locked
area with a random ESN, a customer-defined code, or
any combination of the two. Because only AMD can
program and protect the factory-locked area, this
method ensures the security of the ESN once the
product is shipped to the field. Contact an AMD representative for details on using AMD’s ExpressFlash service. Note that the ACC function and unlock bypass
modes are not available when the SecSi Sector is enabled.
Customer-Lockable Area (64 words)
The customer-lockable area of the SecSi Sector
(000040h-00007Fh) is shipped unprotected, which allows the customer to program and optionally lock the
area as appropriate for the application. The SecSi
Sector Customer-locked Indicator Bit (DQ6) is shipped
as “0” and can be permanently locked to “1” by issuing
the SecSi Protection Bit Program Command. The
SecSi Sector can be read any number of times, but
can be programmed and locked only once. Note that
the accelerated programming (ACC) and unlock bypass functions are not available when programming
the SecSi Sector.
SecSi™ (Secured Silicon) Sector
Flash Memory Region
The Customer-lockable SecSi Sector area can be protected using one of the following procedures:
The SecSi (Secured Silicon) Sector feature provides a
Flash memory region that enables permanent part
identification through an Electronic Serial Number
(ESN) The 128-word SecSi sector is divided into 64
factory-lockable words that can be programmed and
locked by the customer. The SecSi sector is located at
addresses 000000h-00007Fh in both Persistent Protection mode and Password Protection mode. It uses
■ Follow the in-system sector protect algorithm as
shown in Figure 3. This allows in-system protection
of the Secsi Sector without raising any device pin to
a high voltage. Note that this method is only applicable to the SecSi Sector.
40
Once the SecSi Sector is locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing the
remainder of the array.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
START
SecSiTM Sector Entry
Write AAh to address 555h
Write 55h to address 2AAh
Write 88h to address 555h
SecSi Sector Entry
SecSi Sector
Protection Entry
Write AAh to address 555h
Write 55h to address 2AAh
Write 60h to address 555h
PLSCNT = 1
Protect SecSi Sector:
write 68h to sector address
with A7–A0 = 00011010
Time out 256 µs
SecSi Sector Protection
Verify SecSi Sector:
write 48h to sector address
with A7–A0 = 00011010
Increment PLSCNT
Read from sector address
with A7–A0 = 00011010
No
No
PLSCNT = 25?
Data = 01h?
Yes
Yes
SecSi Sector
Protection Completed
Device Failed
SecSi Sector Exit
Write 555h/AAh
Write 2AAh/55h
Write SA0+555h/90h
Write XXXh/00h
Figure 3.
November 25, 2003
SecSi Sector Exit
SecSi Sector Protection Algorithm
Am70PDL127BDH/Am70PDL129BDH
41
A D V A N C E
I N F O R M A T I O N
The SecSi Sector lock must be used with caution
since, once locked, there is no procedure available for
unlocking the SecSi Sector area and none of the bits
in the SecSi Sector memory space can be modified in
any way.
SecSi Sector Protection Bits
The SecSi Sector Protection Bits prevent programming of the SecSi Sector memory area. Once set, the
SecSi Sector memory area contents are non-modifiable.
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes. In addition, the following
hardware data protection measures prevent accidental
erasure or programming, which might otherwise be
caused by spurious system level signals during VCC
power-up and power-down transitions, or from system
noise.
Low VCC Write Inhibit
When VCC is less than V LKO, the device does not accept any write cycles. This protects data during VCC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to the read mode. Subsequent
writes are ignored until VCC is greater than VLKO. The
system must provide the proper signals to the control
pins to prevent unintentional writes when V CC is
greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 3 ns (typical) on OE#,
CE#f1, CE#f2 or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE#f1 =CE#f2 = VIH or WE# = VIH. To initiate a
42
write cycle, CE#f1/CE#f2 and WE# must be a logical
zero while OE# is a logical one.
Power-Up Write Inhibit
If WE# = CE#f1 = VIL and OE# = VIH during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automatically reset to the read mode on power-up.
COMMON FLASH MEMORY INTERFACE
(CFI)
The Common Flash Interface (CFI) specification outlines device and host system software interrogation
handshake, which allows specific vendor-specified
software algorithms to be used for entire families of
devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and
backward-compatible for the specified flash device
families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address
55h, any time the device is ready to read array data.
The system can read CFI information at the addresses
given in Tables 12–15. To terminate reading CFI data,
the system must write the reset command. The CFI
Query mode is not accessible when the device is executing an Embedded Program or embedded Erase algorithm.
The system can also write the CFI query command
when the device is in the autoselect mode. The device
enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables 12–15. The
system must write the reset command to return the
device to reading array data.
For further information, please refer to the CFI Specification and CFI Publication 100, available via the World
Wide Web at http://www.amd.com/flash/cfi. Alternatively, contact an AMD representative for copies of
these documents.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 12.
I N F O R M A T I O N
CFI Query Identification String
Addresses
Data
Description
10h
11h
12h
0051h
0052h
0059h
Query Unique ASCII string “QRY”
13h
14h
0002h
0000h
Primary OEM Command Set
15h
16h
0040h
0000h
Address for Primary Extended Table
17h
18h
0000h
0000h
Alternate OEM Command Set (00h = none exists)
19h
1Ah
0000h
0000h
Address for Alternate OEM Extended Table (00h = none exists)
Table 13.
System Interface String
Addresses
Data
1Bh
0027h
VCC Min. (write/erase)
D7–D4: volt, D3–D0: 100 millivolt
1Ch
0036h
VCC Max. (write/erase)
D7–D4: volt, D3–D0: 100 millivolt
1Dh
0000h
VPP Min. voltage (00h = no VPP pin present)
1Eh
0000h
VPP Max. voltage (00h = no VPP pin present)
1Fh
0004h
Typical timeout per single byte/word write 2N µs
20h
0000h
Typical timeout for Min. size buffer write 2N µs (00h = not supported)
21h
0009h
Typical timeout per individual block erase 2N ms
22h
0000h
Typical timeout for full chip erase 2N ms (00h = not supported)
23h
0005h
Max. timeout for byte/word write 2N times typical
24h
0000h
Max. timeout for buffer write 2N times typical
25h
0004h
Max. timeout per individual block erase 2N times typical
26h
0000h
Max. timeout for full chip erase 2N times typical (00h = not supported)
November 25, 2003
Description
Am70PDL127BDH/Am70PDL129BDH
43
A D V A N C E
Table 14.
44
I N F O R M A T I O N
Device Geometry Definition
Addresses
Data
Description
27h
0018h
Device Size = 2N byte
28h
29h
0001h
0000h
Flash Device Interface description (refer to CFI publication 100)
2Ah
2Bh
0000h
0000h
Max. number of byte in multi-byte write = 2N
(00h = not supported)
2Ch
0003h
Number of Erase Block Regions within device
2Dh
2Eh
2Fh
30h
0007h
0000h
0020h
0000h
Erase Block Region 1 Information
(refer to the CFI specification or CFI publication 100)
31h
32h
33h
34h
00FDh
0000h
0000h
0001h
Erase Block Region 2 Information
(refer to the CFI specification or CFI publication 100)
35h
36h
37h
38h
0007h
0000h
0020h
0000h
Erase Block Region 3 Information
(refer to the CFI specification or CFI publication 100)
39h
3Ah
3Bh
3Ch
0000h
0000h
0000h
0000h
Erase Block Region 4 Information
(refer to the CFI specification or CFI publication 100)
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 15.
I N F O R M A T I O N
Primary Vendor-Specific Extended Query
Addresses
Data
Description
40h
41h
42h
0050h
0052h
0049h
Query-unique ASCII string “PRI”
43h
0031h
Major version number, ASCII (reflects modifications to the silicon)
44h
0033h
Minor version number, ASCII (reflects modifications to the CFI table)
45h
000Ch
Address Sensitive Unlock (Bits 1-0)
0 = Required, 1 = Not Required
Silicon Revision Number (Bits 7-2)
46h
0002h
Erase Suspend
0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h
0001h
Sector Protect
0 = Not Supported, X = Number of sectors in per group
48h
0001h
Sector Temporary Unprotect
00 = Not Supported, 01 = Supported
49h
0007h
Sector Protect/Unprotect scheme
01 =29F040 mode, 02 = 29F016 mode, 03 = 29F400, 04 = 29LV800 mode
4Ah
00E7h
Simultaneous Operation
00 = Not Supported, X = Number of Sectors excluding Bank 1
4Bh
0000h
Burst Mode Type
00 = Not Supported, 01 = Supported
4Ch
0002h
Page Mode Type
00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh
0085h
4Eh
0095h
4Fh
0001h
50h
0001h
57h
0004h
58h
0027h
59h
0060h
5Ah
0060h
5Bh
0027h
ACC (Acceleration) Supply Minimum
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
ACC (Acceleration) Supply Maximum
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
Top/Bottom Boot Sector Flag
November 25, 2003
00h = Uniform device, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Both
Top and Bottom
Program Suspend
0 = Not supported, 1 = Supported
Bank Organization
00 = Data at 4Ah is zero, X = Number of Banks
Bank 1 Region Information
X = Number of Sectors in Bank 1
Bank 2 Region Information
X = Number of Sectors in Bank 2
Bank 3 Region Information
X = Number of Sectors in Bank 3
Bank 4 Region Information
X = Number of Sectors in Bank 4
Am70PDL127BDH/Am70PDL129BDH
45
A D V A N C E
I N F O R M A T I O N
COMMAND DEFINITIONS
Writing specific address and data commands or sequences into the command register initiates device operations. Table 16 defines the valid register command
sequences. Writing incorrect address and data values or writing them in the improper sequence may
place the device in an unknown state. A reset command is then required to return the device to reading
array data.
All addresses are latched on the falling edge of WE#
or CE#f1/CE#f2 (PDL129H only), whichever happens
later. All data is latched on the rising edge of WE# or
CE#f1/CE#f2 (PDL129H only), whichever happens
first. Refer to the Flash AC Characteristics section for
timing diagrams.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. Each bank is ready to read array data
after completing an Embedded Program or Embedded
Erase algorithm.
After the device accepts an Erase Suspend command,
the corresponding bank enters the erase-suspend-read mode, after which the system can read
data from any non-erase-suspended sector within the
same bank. The system can read array data using the
standard read timing, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming
operation in the Erase Suspend mode, the system
may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.
The system must issue the reset command to return a
bank to the read (or erase-suspend-read) mode if DQ5
goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the
next section, Reset Command, for more information.
See also Requirements for Reading Array Data in the
MCP Device Bus Operations section for more information. The Read-Only Operations – Am29PDL127H and
Read-Only Operations – Am29PDL127H tables provide the read parameters, and Figure 12 shows the
timing diagram.
Reset Command
Writing the reset command resets the banks to the
read or erase-suspend-read mode. Address bits are
don’t cares for this command.
The reset command may be written between the sequence cycles in an erase command sequence before
46
erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins, however, the device ignores reset commands
until the operation is complete.
The reset command may be written between the
sequence cycles in a program command sequence
before programming begins. This resets the bank to
which the system was writing to the read mode. If the
program command sequence is written to a bank that
is in the Erase Suspend mode, writing the reset
com mand r etur ns that bank t o the erase- suspend-read mode. Once programming begins, however,
the device ignores reset commands until the operation
is complete.
The reset command may be written between the sequence cycles in an autoselect command sequence.
Once in the autoselect mode, the reset command
must be written to return to the read mode. If a bank
entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that
bank to the erase-suspend-read mode.
If DQ5 goes high during a program or erase operation,
writing the reset command returns the banks to the
read mode (or erase-suspend-read mode if that bank
was in Erase Suspend).
Autoselect Command Sequence
The autoselect command sequence allows the host
system to access the manufacturer and device codes,
and determine whether or not a sector is protected.
The autoselect command sequence may be written to
an address within a bank that is either in the read or
erase-suspend-read mode. The autoselect command
may not be written while the device is actively programming or erasing in the other bank.
The autoselect command sequence is initiated by first
writing two unlock cycles. This is followed by a third
write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read any number of
autoselect codes without reinitiating the command sequence.
Table 16 shows the address and data requirements.
To determine sector protection information, the system
must write to the appropriate bank address (BA) and
sector address (SA). Table 4 shows the address range
and bank number associated with each sector.
The system must write the reset command to return to
the read mode (or erase-suspend-read mode if the
bank was previously in Erase Suspend).
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Enter SecSi™ Sector/Exit SecSi Sector
Command Sequence
The SecSi Sector region provides a secured data area
containing a random, eight word electronic serial number (ESN). The system can access the SecSi Sector
region by issuing the three-cycle Enter SecSi Sector
command sequence. The device continues to access
the SecSi Sector region until the system issues the
four-cycle Exit SecSi Sector command sequence. The
Exit SecSi Sector command sequence returns the device to normal operation. The SecSi Sector is not accessible when the device is executing an Embedded
Program or embedded Erase algorithm. Table 16
shows the address and data requirements for both
command sequences. See also “SecSi™ (Secured Silicon) Sector Flash Memory Region” for further information. Note that the ACC function and unlock bypass
modes are not available when the SecSi Sector is enabled.
Word Program Command Sequence
Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two
unlock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further
controls or timings. The device automatically provides
internally generated program pulses and verifies the
programmed cell margin. Table 16 shows the address
and data requirements for the program command sequence.
When the Embedded Program algorithm is complete,
that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using
DQ7, DQ6, or RY/BY#. Refer to the Write Operation
Status section for information on these status bits.
Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program
operation. Note that the SecSi sector, autoselect, and
CFI functions are unavailable when the SecSi Sector
is enabled. The program command sequence should
be reinitiated once that bank has returned to the read
mode, to ensure data integrity.
November 25, 2003
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause that bank to set DQ5 = 1, or cause the DQ7 and
DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a “0”
to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to program data to a bank faster than using the standard
program command sequence. The unlock bypass
command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank
then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is
required to program in this mode. The first cycle in this
sequence contains the unlock bypass program command, A0h; the second cycle contains the program
address and data. Additional data is programmed in
the same manner. This mode dispenses with the initial
two unlock cycles required in the standard program
command sequence, resulting in faster total programming time. Table 16 shows the requirements for the
command sequence.
During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset command sequence.
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
VHH on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then
write the two-cycle Unlock Bypass program command
sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that
the WP#/ACC pin must not be at VHH any operation
other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not
be left floating or unconnected; inconsistent behavior
of the device may result.
Figure 3 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figures 12 and 13 for timing diagrams.
Am70PDL127BDH/Am70PDL129BDH
47
A D V A N C E
I N F O R M A T I O N
the SecSi sector, autoselect, and CFI functions are unavailable when the SecSi Sector is enabled. If that occurs, the chip erase command sequence should be
reinitiated once that bank has returned to reading
array data, to ensure data integrity.
START
Figure 4 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters,
and Figure 14 for timing diagrams.
Write Program
Command Sequence
Sector Erase Command Sequence
Data Poll
from System
Embedded
Program
algorithm
in progress
Verify Data?
No
Yes
Increment Address
No
Last Address?
Yes
Programming
Completed
Note: See Table 16 for program command sequence.
Figure 4.
Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any controls or timings during these operations. Table 16
shows the address and data requirements for the chip
erase command sequence.
When the Embedded Erase algorithm is complete,
that bank returns to the read mode and addresses are
no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2,
or RY/BY#. Refer to the Write Operation Status section for information on these status bits.
Any commands written during the chip erase operation
are ignored. However, note that a hardware reset immediately terminates the erase operation. Note that
48
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and
the sector erase command.Table 16 shows the address and data requirements for the sector erase command sequence.
The device does not require the system to preprogram
prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for
an all zero data pattern prior to electrical erase. The
system is not required to provide any controls or timings during these operations.
After the command sequence is written, a sector erase
time-out of 50 µs occurs. During the time-out period,
additional sector addresses and sector erase commands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time
between these additional cycles must be less than 50
µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out
may or may not be accepted. It is recommended that
processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can
be re-enabled after the last Sector Erase command is
written. Any command other than Sector Erase or
Erase Suspend during the time-out period resets
that bank to the read mode. Note that the SecSi sector, autoselect, and CFI functions are unavailable
when the SecSi Sector is enabled. The system must
rewrite the command sequence and any additional addresses and commands.
The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3:
Sector Erase Timer). The time-out begins from the rising edge of the final WE# pulse in the command
sequence.
When the Embedded Erase algorithm is complete, the
bank returns to reading array data and addresses are
no longer latched. Note that while the Embedded
Erase operation is in progress, the system can read
data from the non-erasing bank. The system can de-
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
termine the status of the erase operation by reading
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer
to the Write Operation Status section for information
on these status bits.
period during the sector erase command sequence.
The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program
algorithm.
Once the sector erase operation has begun, only the
Erase Suspend command is valid. All other commands are ignored. However, note that a hardware
reset immediately terminates the erase operation. If
that occurs, the sector erase command sequence
should be reinitiated once that bank has returned to
reading array data, to ensure data integrity.
When the Erase Suspend command is written during
the sector erase operation, the device requires a maximum of 20 µs to suspend the erase operation. However, when the Erase Suspend command is written
during the sector erase time-out, the device immediately terminates the time-out period and suspends the
erase operation. Addresses are “don’t-cares” when
writing the Erase suspend command.
Figure 4 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters,
and Figure 14 section for timing diagrams.
START
Write Erase
Command Sequence
(Notes 1, 2)
Data Poll to Erasing
Bank from System
No
Embedded
Erase
algorithm
in progress
Data = FFh?
Yes
Erasure Completed
Notes:
1. See Table 16 for erase command sequence.
2. See the section on DQ3 for information on the sector
erase timer.
Figure 5.
Erase Operation
Erase Suspend/Erase Resume
Commands
The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read
data from, or program data to, any sector not selected
for erasure. The bank address is required when writing
this command. This command is valid only during the
sector erase operation, including the 80 µs time-out
November 25, 2003
After the erase operation has been suspended, the
bank enters the erase-suspend-read mode. The system can read data from or program data to any sector
not selected for erasure. (The device “erase suspends” all sectors selected for erasure.) Reading at
any address within erase-suspended sectors produces status information on DQ7–DQ0. The system
can use DQ7, or DQ6 and DQ2 together, to determine
if a sector is actively erasing or is erase-suspended.
Refer to the Write Operation Status section for information on these status bits.
After an erase-suspended program operation is complete, the bank returns to the erase-suspend-read
mode. The system can determine the status of the
program operation using the DQ7 or DQ6 status bits,
just as in the standard Word Program operation.
Refer to the Write Operation Status section for more
information.
In the erase-suspend-read mode, the system can also
issue the autoselect command sequence. The device
allows reading autoselect codes even at addresses
within erasing sectors, since the codes are not stored
in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation.
Refer to the Autoselect Command Sequence sections
for details.
To resume the sector erase operation, the system
must write the Erase Resume command (address bits
are don’t care). The bank address of the erase-suspended bank is required when writing this command.
Further writes of the Resume command are ignored.
Another Erase Suspend command can be written after
the chip has resumed erasing.
Password Program Command
The Password Program Command permits programming the password that is used as part of the hardware protection scheme. The actual password is
64-bits long. Four Password Program commands are
required to program the password. The system must
enter the unlock cycle, password program command
(38h) and the program address/data for each portion
Am70PDL127BDH/Am70PDL129BDH
49
A D V A N C E
I N F O R M A T I O N
of the password when programming. There are no provisions for entering the 2-cycle unlock cycle, the password program command, and all the password data.
There is no special addressing order required for programming the password. Also, when the password is
undergoing programming, Simultaneous Operation is
disabled. Read operations to any memory location will
return the programming status. Once programming is
complete, the user must issue a Read/Reset command to return the device to normal operation. Once
the Password is written and verified, the Password
Mode Locking Bit must be set in order to prevent verification. The Password Program Command is only capable of programming “0”s. Programming a “1” after a
cell is programmed as a “0” results in a time-out by the
Embedded Program Algorithm™ with the cell remaining as a “0”. The password is all ones when shipped
from the factory. All 64-bit password combinations are
valid as a password.
Persistent Sector Protection Mode
Locking Bit Program Command
Password Verify Command
The SecSi Sector Protection Bit Program Command
programs the SecSi Sector Protection Bit, which prevents the SecSi sector memory from being cleared. If
the SecSi Sector Protection Bit is verified as programmed without margin, the SecSi Sector Protection
Bit Program Command should be reissued to improve
program margin. Exiting the V CC -level SecSi Sector
Protection Bit Program Command is accomplished by
writing the Read/Reset command.
The Password Verify Command is used to verify the
Password. The Password is verifiable only when the
Password Mode Locking Bit is not programmed. If the
Password Mode Locking Bit is programmed and the
user attempts to verify the Password, the device will always drive all F’s onto the DQ data bus.
The Password Verify command is permitted if the
SecSi sector is enabled. Also, the device will not operate in Simultaneous Operation when the Password
Verify command is executed. Only the password is returned regardless of the bank address. The lower two
address bits (A1-A0) are valid during the Password
Verify. Writing the Read/Reset command returns the
device back to normal operation.
Password Protection Mode Locking Bit
Program Command
The Password Protection Mode Locking Bit Program
Command programs the Password Protection Mode
Locking Bit, which prevents further verifies or updates
to the Password. Once programmed, the Password
Protection Mode Locking Bit cannot be erased! If the
Password Protection Mode Locking Bit is verified as
program without margin, the Password Protection
Mode Locking Bit Program command can be executed
to improve the program margin. Once the Password
Protection Mode Locking Bit is programmed, the Persistent Sector Protection Locking Bit program circuitry
is disabled, thereby forcing the device to remain in the
Password Protection mode. Exiting the Mode Locking
Bit Program command is accomplished by writing the
Read/Reset command.
50
The Persistent Sector Protection Mode Locking Bit
Program Command programs the Persistent Sector
Protection Mode Locking Bit, which prevents the Password Mode Locking Bit from ever being programmed.
If the Persistent Sector Protection Mode Locking Bit is
verified as programmed without margin, the Persistent
Sector Protection Mode Locking Bit Program Command should be reissued to improve program margin.
By disabling the program circuitry of the Password
Mode Locking Bit, the device is forced to remain in the
Persistent Sector Protection mode of operation, once
this bit is set. Exiting the Persistent Protection Mode
Locking Bit Program command is accomplished by
writing the Read/Reset command.
SecSi Sector Protection Bit Program
Command
PPB Lock Bit Set Command
The PPB Lock Bit Set command is used to set the
PPB Lock bit if it is cleared either at reset or if the
Password Unlock command was successfully executed. There is no PPB Lock Bit Clear command.
Once the PPB Lock Bit is set, it cannot be cleared unless the device is taken through a power-on clear or
the Password Unlock command is executed. Upon setting the PPB Lock Bit, the PPBs are latched into the
DYBs. If the Password Mode Locking Bit is set, the
PPB Lock Bit status is reflected as set, even after a
power-on reset cycle. Exiting the PPB Lock Bit Set
command is accomplished by writing the Read/Reset
command (only in the Persistent Protection Mode).
DYB Write Command
The DYB Write command is used to set or clear a DYB
for a given sector. The high order address bits
A22-A12 for PDL127 and (A21–A12) for PDL129H are
issued at the same time as the code 01h or 00h on
DQ7-DQ0. All other DQ data bus pins are ignored during the data write cycle. The DYBs are modifiable at
any time, regardless of the state of the PPB or PPB
Lock Bit. The DYBs are cleared at power-up or hardware reset. Exiting the DYB Write command is accomplished by writing the Read/Reset command.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Password Unlock Command
The Password Unlock command is used to clear the
PPB Lock Bit so that the PPBs can be unlocked for
modification, thereby allowing the PPBs to become accessible for modification. The exact password must be
entered in order for the unlocking function to occur.
This command cannot be issued any faster than 2 µs
at a time to prevent a hacker from running through all
64-bit combinations in an attempt to correctly match a
password. If the command is issued before the 2 µ s
execution window for each portion of the unlock, the
command will be ignored.
Once the Password Unlock command is entered, the
RY/BY# indicates that the device is busy. Approximately 1 µs is required for each portion of the unlock.
Once the first portion of the password unlock completes (RY/BY# is not low or DQ6 does not toggle
when read), the next part of the password is written.
The system must thus monitor RY/BY# or the status
bits to confirm when to write the next portion of the
password. Seven cycles are required to successfully
clear the PPB Lock Bit.
determine whether the PPB has been erased with
margin. If the PPBs has been erased without margin,
the erase command should be reissued to improve the
program margin.
It is the responsibility of the user to preprogram all
PPBs prior to issuing the All PPB Erase command. If
the user attempts to erase a cleared PPB, over-erasure may occur making it difficult to program the PPB
at a later time. Also note that the total number of PPB
program/erase cycles is limited to 100 cycles. Cycling
the PPBs beyond 100 cycles is not guaranteed.
DYB Write Command
The DYB Write command is used for setting the DYB,
which is a volatile bit that is cleared at reset. There is
one DYB per sector. If the PPB is set, the sector is protected regardless of the value of the DYB. If the PPB is
cleared, setting the DYB to a 1 protects the sector from
programs or erases. Since this is a volatile bit, removing power or resetting the device will clear the DYBs.
The bank address is latched when the command is
written.
PPB Program Command
PPB Lock Bit Set Command
The PPB Program command is used to program, or
set, a given PPB. Each PPB is individually programmed (but is bulk erased with the other PPBs).
The specific sector address (A21–A12) are written at
the same time as the program command 60h with A6
= 0. If the PPB Lock Bit is set and the corresponding
PPB is set for the sector, the PPB Program command
will not execute and the command will time-out without
programming the PPB.
The PPB Lock Bit set command is used for setting the
DYB, which is a volatile bit that is cleared at reset.
There is one DYB per sector. If the PPB is set, the sector is protected regardless of the value of the DYB. If
the PPB is cleared, setting the DYB to a 1 protects the
sector from programs or erases. Since this is a volatile
bit, removing power or resetting the device will clear
the DYBs. The bank address is latched when the command is written.
After programming a PPB, two additional cycles are
needed to determine whether the PPB has been programmed with margin. If the PPB has been programmed without margin, the program command
should be reissued to improve the program margin.
Also note that the total number of PPB program/erase
cycles is limited to 100 cycles. Cycling the PPBs beyond 100 cycles is not guaranteed.
PPB Status Command
The PPB Program command does not follow the Embedded Program algorithm.
PPB Lock Bit Status Command
The programming of the PPB Lock Bit for a given sector can be verified by writing a PPB Lock Bit status verify command to the device.
Sector Protection Status Command
All PPB Erase Command
The All PPB Erase command is used to erase all
PPBs in bulk. There is no means for individually erasing a specific PPB. Unlike the PPB program, no specific sector address is required. However, when the
PPB erase command is written all Sector PPBs are
erased in parallel. If the PPB Lock Bit is set the ALL
PPB Erase command will not execute and the command will time-out without erasing the PPBs. After
erasing the PPBs, two additional cycles are needed to
November 25, 2003
The programming of the PPB for a given sector can be
verified by writing a PPB status verify command to the
device.
The programming of either the PPB or DYB for a given
sector or sector group can be verified by writing a Sector Protection Status command to the device.
Note that there is no single command to independently
verify the programming of a DYB for a given sector
group.
Am70PDL127BDH/Am70PDL129BDH
51
A D V A N C E
I N F O R M A T I O N
Command Definitions Tables
Table 16.
Memory Array Command Definitions
Cycles
Bus Cycles (Notes 1–4)
Command (Notes)
Read (5)
1
RA
Reset (6)
1
XXX
F0
Manufacturer ID
4
555
AA
2AA
55
555
90
(BA)X00
01
Device ID (10)
6
555
AA
2AA
55
555
90
(BA)X01
7E
Autoselect
(Note 7)
Addr Data Addr Data Addr Data
Addr
Data
Addr
Data
Addr
Data
RD
(BA)X0E (Note 10) (BA)X0F
00
SecSi Sector Factory
Protect (8)
4
555
AA
2AA
55
555
90
X03
(see
note 8)
Sector Group Protect
Verify (9)
4
555
AAA
2AA
55
555
90
(SA)X02
XX00/
XX01
Program
4
555
AA
2AA
55
555
A0
PA
PD
Chip Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
555
10
Sector Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
SA
30
B0
PD
555
20
Program/Erase Suspend (11)
1
BA
Program/Erase Resume (12)
1
BA
30
CFI Query (13)
1
55
98
Accelerated Program (15)
2
XX
A0
PA
Unlock Bypass Entry (15)
3
555
AA
2AA
55
Unlock Bypass Program (15)
2
XX
A0
PA
PD
XX
10
XXX
00
Unlock Bypass Erase (15)
2
XX
80
Unlock Bypass CFI (13, 15)
1
XX
98
Unlock Bypass Reset (15)
2
XXX
90
Legend:
BA = Address of bank switching to autoselect mode, bypass mode, or
erase operation. Determined by A22:A20, (A21:A20 for PDL129) see
Tables 4 and 5 for more detail.
PA = Program Address (A22:A0) (A21:A0 for PDL129). Addresses
latch on falling edge of WE# or CE#f1/CE#f2 (PDL129 only) pulse,
whichever happens later.
PD = Program Data (DQ15:DQ0) written to location PA. Data latches
on rising edge of WE# or CE#f1/CE#f2 (PDL129 only) pulse,
whichever happens first.
RA = Read Address (A22:A0) (A21:A0 for PDL129).
RD = Read Data (DQ15:DQ0) from location RA.
SA = Sector Address (A22:A12) (A21:A12 for PDL129) for verifying (in
autoselect mode) or erasing.
WD = Write Data. See “Configuration Register” definition for specific
write data. Data latched on rising edge of WE#.
X = Don’t care
Notes:
1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
8. The data is C0h for factory or customer locked and 80h for factory
locked.
3. Shaded cells in table denote read cycles. All other cycles are
write operations.
9. The data is 00h for an unprotected sector group and 01h for a
protected sector group.
4. During unlock and command cycles, when lower address bits are
555 or 2AAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
10. Device ID must be read across cycles 4, 5, and 6. 20 for
Am29PDL127H and 21 for Am29PDL129H.
5. No unlock or command cycles required when bank is reading
array data.
6. The Reset command is required to return to reading array (or to
erase-suspend-read mode if previously in Erase Suspend) when
bank is in autoselect mode, or if DQ5 goes high (while bank is
providing status information).
7. Fourth cycle of autoselect command sequence is a read cycle.
System must provide bank address to obtain manufacturer ID or
device ID information. See Autoselect Command Sequence
section for more information.
52
11. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Program/Erase Suspend mode.
Program/Erase Suspend command is valid only during a sector
erase operation, and requires bank address.
12. Program/Erase Resume command is valid only during Erase
Suspend mode, and requires bank address.
13. Command is valid when device is ready to read array data or
when device is in autoselect mode.
14. WP#/ACC must be at VID during the entire operation of command.
15. Unlock Bypass Entry command is required prior to any Unlock
Bypass operation. Unlock Bypass Reset command is required to
return to the reading array.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 17.
I N F O R M A T I O N
Sector Protection Command Definitions
Cycles
Bus Cycles (Notes 1-4)
Command
(Notes)
Reset
1 XXX
Addr Data Addr Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
OW
RD(0)
Addr
Data
PWA[3]
PWD[3]
F0
SecSi Sector Entry 3
555
AA
2AA
55
555
88
SecSi Sector Exit
4
555
AA
2AA
55
555
90
XX
00
SecSi Protection
Bit Program (5, 6)
6
555
AA
2AA
55
555
60
OW
68
OW
48
SecSi Protection
Bit Status
OW
RD(0)
PWA[1]
PWD[1]
PWA[2]
PWD[2]
(SA)WP
RD(0)
5
555
AA
2AA
55
555
60
OW
48
Password Program
4
(5, 7, 8)
555
AA
2AA
55
555
38
XX[0-3]
PD[0-3]
Password Verify (6,
4
8, 9)
555
AA
2AA
55
555
C8
PWA[0-3]
PWD[0-3]
Password Unlock
(7, 10, 11)
7
555
AA
2AA
55
555
28
PWA[0]
PWD[0]
PPB Program (5, 6,
6
12, 17)
555
AA
2AA
55
555
60
(SA)WP
68
(SA)WP
48
PPB Status
5
555
AA
2AA
55
555
60
(SA)WP
48
(SA)WP
RD (0)
All PPB Erase (5,
6, 13, 14)
6
555
AA
2AA
55
555
60
WP
60
(SA)
40
(SA)WP
RD(0)
PPB Lock Bit Set
(17)
3
555
AA
2AA
55
555
78
PL
RD(0)
SL
RD(0)
PPB Lock Bit
Status (15)
4
555
AA
2AA
55
555
58
SA
RD(1)
DYB Write (7)
4
555
AA
2AA
55
555
48
SA
X1
DYB Erase (7)
4
555
AA
2AA
55
555
48
SA
X0
DYB Status (6, 18) 4
555
AA
2AA
55
555
58
SA
RD(0)
PPMLB Program
(5, 6, 12)
6
555
AA
2AA
55
555
60
PL
68
PL
48
PPMLB Status (5)
5
555
AA
2AA
55
555
60
PL
48
PL
RD(0)
SPMLB Program
(5, 6, 12)
6
555
AA
2AA
55
555
60
SL
68
SL
48
SPMLB Status (5)
5
555
AA
2AA
55
555
60
SL
48
SL
RD(0)
Legend:
DYB = Dynamic Protection Bit
OW = Address (A7:A0) is (00011010)
PD[3:0] = Password Data (1 of 4 portions)
PPB = Persistent Protection Bit
PWA = Password Address. A1:A0 selects portion of password.
PWD = Password Data being verified.
PL = Password Protection Mode Lock Address (A7:A0) is (00001010)
RD(0) = Read Data DQ0 for protection indicator bit.
RD(1) = Read Data DQ1 for PPB Lock status.
SA = Sector Address where security command applies. Address bits
A21:A12 uniquely select any sector.
SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)
WP = PPB Address (A7:A0) is (00000010) (Note16)
X = Don’t care
PPMLB = Password Protection Mode Locking Bit
SPMLB = Persistent Protection Mode Locking Bit
See Table 1 for description of bus operations.
2. All values are in hexadecimal.
10. The password is written over four consecutive cycles, at
addresses 0-3.
3. Shaded cells in table denote read cycles. All other cycles are
write operations.
12. A 100 µs timeout is required between cycles 4 and 5.
1.
4. During unlock and command cycles, when lower address bits are
555 or 2AAh as shown in table, address bits higher than A11
(except where BA is required) and data bits higher than DQ7 are
don’t cares.
5. The reset command returns device to reading array.
6. Cycle 4 programs the addressed locking bit. Cycles 5 and 6
validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0
in cycle 6, program command must be issued and verified again.
7. Data is latched on the rising edge of WE#.
8. Entire command sequence must be entered for each portion of
password.
9. Command sequence returns FFh if PPMLB is set.
11. A 2 µs timeout is required between any two portions of password.
13. A 1.2 ms timeout is required between cycles 4 and 5.
14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been
fully erased when DQ0 = 0. If DQ0 = 1 in cycle 6, erase command
must be issued and verified again. Before issuing erase
command, all PPBs should be programmed to prevent PPB
overerasure.
15. DQ1 = 1 if PPB locked, 0 if unlocked.
16. For PDL128G and PDL640G, the WP address is 0111010. The
EP address (PPB Erase Address) is 1111010.
17. Following the final cycle of the command sequence, the user must
write the first three cycles of the Autoselect command and then
write a Reset command.
18. If checking the DYB status of sectors in multiple banks, the user
must follow Note 17 before crossing a bank boundary.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
53
A D V A N C E
I N F O R M A T I O N
WRITE OPERATION STATUS
The device provides several bits to determine the status of a
program or erase operation: DQ2, DQ3, DQ5, DQ6, and
DQ7. Table 18 and the following subsections describe the
function of these bits. DQ7 and DQ6 each offer a method for
determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether
an Embedded Program or Erase operation is in progress or
has been completed.
pleted the program or erase operation and DQ7 has
valid data, the data outputs on DQ15–DQ0 may be still
invalid. Valid data on DQ15–DQ0 will appear on successive read cycles.
Table 18 shows the outputs for Data# Polling on DQ7.
Figure 5 shows the Data# Polling algorithm. Figure 5
in the Flash AC Characteristics section shows the
Data# Polling timing diagram.
DQ7: Data# Polling
The Data# Polling bit, DQ7, indicates to the host system
whether an Embedded Program or Erase algorithm is in
progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final
WE# pulse in the command sequence.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to
DQ7. This DQ7 status also applies to programming during
Erase Suspend. When the Embedded Program algorithm is
complete, the device outputs the datum programmed to
DQ7. The system must provide the program address to
read valid status information on DQ7. If a program address
falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to the
read mode.
During the Embedded Erase algorithm, Data# Polling
produces a “0” on DQ7. When the Embedded Erase
algorithm is complete, or if the bank enters the Erase
Suspend mode, Data# Polling produces a “1” on DQ7.
The system must provide an address within any of the
sectors selected for erasure to read valid status information on DQ7.
After an erase command sequence is written, if all
sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 400 µs, then the
bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm
erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected
sector, the status may not be valid.
When the system detects DQ7 has changed from the
complement to true data, it can read valid data at
DQ15–DQ0 on the following read cycles. Just prior to
the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with
DQ15–DQ0 while Output Enable (OE#) is asserted
low. That is, the device may change from providing
status information to valid data on DQ7. Depending on
when the system samples the DQ7 output, it may read
the status or valid data. Even if the device has com-
54
START
Read DQ7–DQ0
Addr = VA
DQ7 = Data?
Yes
No
No
DQ5 = 1?
Yes
Read DQ7–DQ0
Addr = VA
DQ7 = Data?
Yes
No
FAIL
PASS
Notes:
1. VA = Valid address for programming. During a sector
erase operation, a valid address is any sector address
within the sector being erased. During chip erase, a
valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = “1” because
DQ7 may change simultaneously with DQ5.
Figure 6.
Am70PDL127BDH/Am70PDL129BDH
Data# Polling Algorithm
November 25, 2003
A D V A N C E
I N F O R M A T I O N
RY/BY#: Ready/Busy#
The RY/BY# is a dedicated, open-drain output pin
which indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after
the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a
pull-up resistor to VCC.
If the output is low (Busy), the device is actively erasing or programming. (This includes programming in
the Erase Suspend mode.) If the output is high
(Ready), the device is in the read mode, the standby
mode, or one of the banks is in the erase-suspend-read mode.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded Program algorithm is complete.
Table 18 shows the outputs for Toggle Bit I on DQ6.
Figure 6 shows the toggle bit algorithm. Figure 17 in
the “Flash AC Characteristics” section shows the toggle bit timing diagrams. Figure 18 shows the differences between DQ2 and DQ6 in graphical form. See
also the subsection on DQ2: Toggle Bit II.
START
Read Byte
(DQ7–DQ0)
Address =VA
Table 18 shows the outputs for RY/BY#.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase
Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final
WE# pulse in the command sequence (prior to the
program or erase operation), and during the sector
erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause
DQ6 to toggle. The system may use either OE# or
CE#f1 to control the read cycles. When the operation
is complete, DQ6 stops toggling.
After an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6 toggles for approximately 400 µs, then returns to reading
array data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected
sectors, and ignores the selected sectors that are protected.
The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is
erase-suspended. When the device is actively erasing
(that is, the Embedded Erase algorithm is in progress),
DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system
must also use DQ2 to determine which sectors are
erasing or erase-suspended. Alternatively, the system
can use DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to reading
array data.
Read Byte
(DQ7–DQ0)
Address =VA
Toggle Bit
= Toggle?
Yes
No
DQ5 = 1?
Yes
Read Byte Twice
(DQ7–DQ0)
Address = VA
Toggle Bit
= Toggle?
No
Yes
Program/Erase
Operation Not
Complete, Write
Reset Command
Program/Erase
Operation Complete
Note: The system should recheck the toggle bit even if DQ5
= “1” because the toggle bit may stop toggling as DQ5
changes to “1.” See the subsections on DQ6 and DQ2 for
more information.
Figure 7.
November 25, 2003
No
Am70PDL127BDH/Am70PDL129BDH
Toggle Bit Algorithm
55
A D V A N C E
I N F O R M A T I O N
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for erasure. (The system may use either OE# or CE#f1 to
control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and
mode information. Refer to Table 18 to compare outputs for DQ2 and DQ6.
Figure 6 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains the
algorithm. See also the DQ6: Toggle Bit I subsection.
Figure 17 shows the toggle bit timing diagram. Figure
18 shows the differences between DQ2 and DQ6 in
graphical form.
Reading Toggle Bits DQ6/DQ2
Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to
determine whether a toggle bit is toggling. Typically,
the system would note and store the value of the toggle bit after the first read. After the second read, the
system would compare the new value of the toggle bit
with the first. If the toggle bit is not toggling, the device
has completed the program or erase operation. The
system can read array data on DQ7–DQ0 on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should
then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling
just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the device did not completed the operation successfully, and
the system must write the reset command to return to
reading array data.
The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has
not gone high. The system may continue to monitor
the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform
other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under these
conditions DQ5 produces a “1,” indicating that the program
or erase cycle was not successfully completed.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously programmed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the
device halts the operation, and when the timing limit
has been exceeded, DQ5 produces a “1.”
Under both these conditions, the system must write
the reset command to return to the read mode (or to
the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out
also applies after each additional sector erase command. When the time-out period is complete, DQ3
switches from a “0” to a “1.” See also the Sector Erase
Command Sequence section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the
device will accept additional sector erase commands.
To ensure the command has been accepted, the system software should check the status of DQ3 prior to
and following each subsequent sector erase command. If DQ3 is high on the second status check, the
last command might not have been accepted.
Table 18 shows the status of DQ3 relative to the other
status bits.
56
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 18.
Standard
Mode
Erase
Suspend
Mode
Status
Embedded Program Algorithm
Embedded Erase Algorithm
Erase
Erase-Suspend- Suspended Sector
Read
Non-Erase
Suspended Sector
Erase-Suspend-Program
I N F O R M A T I O N
Write Operation Status
DQ7
(Note 2)
DQ7#
0
DQ6
Toggle
Toggle
DQ5
(Note 1)
0
0
DQ3
N/A
1
DQ2
(Note 2)
No toggle
Toggle
RY/BY#
0
0
1
No toggle
0
N/A
Toggle
1
Data
Data
Data
Data
Data
1
DQ7#
Toggle
0
N/A
N/A
0
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further
details.
3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm
is in progress. The device outputs array data if the system addresses a non-busy bank.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
57
A D V A N C E
I N F O R M A T I O N
ABSOLUTE MAXIMUM RATINGS
Storage Temperature
Plastic Packages . . . . . . . . . . . . . . . –55°C to +125°C
20 ns
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . . –40°C to +85°C
+0.8 V
Voltage with Respect to Ground
–0.5 V
VCCf, VCCs (Note 1) . . . . . . . . . . . . –0.5 V to +4.0 V
RESET# (Note 2) . . . . . . . . . . . . –0.5 V to +12.5 V
20 ns
–2.0 V
WP#/ACC . . . . . . . . . . . . . . . . . .–0.5 V to +10.5 V
20 ns
All other pins (Note 1) . . . . . . –0.5 V to VCC +0.5 V
Output Short Circuit Current (Note 3) . . . . . . 200 mA
Notes:
1. Minimum DC voltage on input or I/O pins is –0.5 V.
During voltage transitions, input or I/O pins may
overshoot V SS to –2.0 V for periods of up to 20 ns.
Maximum DC voltage on input or I/O pins is VCC +0.5 V.
See Figure 8. During voltage transitions, input or I/O pins
may overshoot to VCC +2.0 V for periods up to 20 ns. See
Figure 9.
2. Minimum DC input voltage on pins RESET#, and
WP#/ACC is –0.5 V. Dur i ng voltage transi tions,
WP#/ACC, and RESET# may overshoot VSS to –2.0 V for
periods of up to 20 ns. See Figure 8. Maximum DC input
voltage on pin RESET# is +12.5 V which may overshoot
to +14.0 V for periods up to 20 ns. Maximum DC input
voltage on WP#/ACC is +9.5 V which may overshoot to
+12.0 V for periods up to 20 ns.
3. No more than one output may be shorted to ground at a
time. Duration of the short circuit should not be greater
than one second.
Figure 8. Maximum Negative
Overshoot Waveform
20 ns
VCC
+2.0 V
VCC
+0.5 V
2.0 V
20 ns
20 ns
Figure 9. Maximum Positive
Overshoot Waveform
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This
is a stress rating only; functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this data sheet is not implied.
Exposure of the device to absolute maximum rating
conditions for extended periods may affect device reliability.
OPERATING RANGES
Industrial (I) Devices
Ambient Temperature (TA) . . . . . . . . . –40°C to +85°C
VCCf/VCCs Supply Voltages
VCCf/VCCs for standard voltage range . . 2.7 V to 3.3 V
Operating ranges define those limits between which the
functionality of the device is guaranteed.
58
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
DC CHARACTERISTICS
CMOS Compatible
Parameter
Symbol
Parameter Description
Test Conditions
Min
Typ
Max
Unit
±1.0
µA
ILI
Input Load Current
VIN = VSS to VCC,
VCC = VCC max
ILIT
A9, OE#, RESET# Input Load Current
VCC = VCC max; VID= 12.5 V
35
µA
ILR
Reset Leakage Current
VCC = VCC max; VID= 12.5 V
35
µA
ILO
Output Leakage Current
VOUT = VSS to VCC, OE# = VIH
VCC = VCC max
±1.0
µA
ICC1
VCC Active Read Current (Notes 1, 2, 3)
OE# = VIH, VCC = VCC max
(Note 1)
ICC2
VCC Active Write Current (Notes 1, 3, 4)
ICC3
5 MHz
20
30
10 MHz
45
55
OE# = VIH, WE# = VIL
15
25
mA
VCC Standby Current (Note 3)
CE#f1, CE#f2 (PDL129 only),
RESET#, WP/ACC# = VIO ± 0.3 V
1
5
µA
ICC4
VCC Reset Current (Note 3)
RESET# = VSS ± 0.3 V, CE# = VSS
1
5
µA
ICC5
Automatic Sleep Mode (Notes 3, 5)
VIH = VIO ± 0.3 V;
VIL = VSS ± 0.3 V, CE# = VSS
1
5
µA
ICC6
VCC Active Read-While-Program Current
(Notes 1, 2, 3)
OE# = VIH
Word
21
45
mA
ICC7
VCC Active Read-While-Erase Current
(Notes 1, 2, 3)
OE# = VIH
Word
21
45
mA
ICC8
VCC Active Program-While-EraseSuspended Current (Notes 1, 3, 6)
OE# = VIH
17
25
mA
VIL
Input Low Voltage
VIO = 2.7–3.6 V
–0.5
0.8
V
mA
VIH
Input High Voltage
VIO = 2.7–3.6 V
2.0
VCC+0.3
V
VHH
Voltage for ACC Program Acceleration
VCC = 3.0 V ± 10%
8.5
9.5
V
VID
Voltage for Autoselect and Temporary
Sector Unprotect
VCC = 3.0 V ± 10%
11.5
12.5
V
VOL
Output Low Voltage
IOL = 2.0 mA, VCC = VCC min
0.4
V
VOH
Output High Voltage
IOH = –2.0 mA, VCC = VCC min
VLKO
Low VCC Lock-Out Voltage (Note 6)
2.5
V
Notes:
1. Valid CE#f1/CE#f2 conditions (PDL129 only): (CE#f1= VIL, CE#f2=
VIH) or (CE#f1= VIH, CE#f2= VIL)
2. The ICC current listed is typically less than 5 mA/MHz, with OE# at
VIH.
3. Maximum ICC specifications are tested with VCC = VCCmax.
V
4. ICC active while Embedded Erase or Embedded Program is in
progress.
5. Automatic sleep mode enables the low power mode when
addresses remain stable for tACC + 150 ns. Typical sleep mode
current is 1 µA.
6.
November 25, 2003
2.4
2.3
Not 100% tested.
Am70PDL127BDH/Am70PDL129BDH
59
A D V A N C E
I N F O R M A T I O N
pSRAM DC & OPERATING CHARACTERISTICS
Parameter
Symbol
Parameter Description
Test Conditions
Min
Typ
Max
Unit
ILI
Input Leakage Current
VIN = VSS to VCC
–1.0
1.0
µA
ILO
Output Leakage Current
CE#1ps = VIH, CE2ps = VIL or OE# = VIH or
WE# = VIL, VIO= VSS to VCC
–1.0
1.0
µA
ICC1s
Operating Current
Cycle time = Min., IIO = 0 mA, 100% duty,
CE#1ps = VIL, CE2ps = VIH, VIN = VIL = or
VIH, tRC = Min.
40
mA
ICC2s
Page Access Operating
Current
Cycle time = Min., IIO = 0 mA, 100% duty,
CE#1ps = VIL, CE2ps = VIH, VIN = VIL = or
VIH, tPC = Min.
25
mA
0.4
V
VOL
Output Low Voltage
IOL = 1.0 mA
VOH
Output High Voltage
IOH = –0.5 mA
ISB
Standby Current (CMOS)
CE#f1 = VCCS – 0.2 V, CE2 = VCCS – 0.2 V
70
µA
IDSB
Deep Power-down Standby
CE2 = 0.2 V
5
µA
VIL
Input Low Voltage
–0.3
(Note 1)
0.4
V
VIH
Input High Voltage
2.4
VCC +
0.3
(Note 2)
V
2
V
Notes:
1. VCC – 1.0 V for a 10 ns pulse width.
2. VCC + 1.0 V for a 10 ns pulse width.
60
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
TEST CONDITIONS
Table 19.
3.3 V
Test Condition
2.7 kΩ
Device
Under
Test
CL
Test Specifications
6.2 kΩ
66, 85
Output Load
1 TTL gate
Output Load Capacitance, CL
(including jig capacitance)
30
pF
Input Rise and Fall Times
5
ns
0.0–3.0
V
Input timing measurement
reference levels
1.5
V
Output timing measurement
reference levels
1.5
V
Input Pulse Levels
Note: Diodes are IN3064 or equivalent
Figure 10.
Unit
Test Setup, VIO = 2.7 – 3.3 V
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
OUTPUTS
Steady
Changing from H to L
Changing from L to H
Don’t Care, Any Change Permitted
Changing, State Unknown
Does Not Apply
Center Line is High Impedance State (High Z)
KS000010-PAL
3.0 V
Input
1.5 V
Measurement Level
1.5 V
Output
0.0 V
Figure 11.
November 25, 2003
Input Waveforms and Measurement Levels
Am70PDL127BDH/Am70PDL129BDH
61
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Hardware Reset (RESET#)
Parameter
JEDEC
Std
Description
All Speed Options
Unit
tReady
RESET# Pin Low (During Embedded Algorithms)
to Read Mode (See Note)
Max
20
µs
tReady
RESET# Pin Low (NOT During Embedded
Algorithms) to Read Mode (See Note)
Max
500
ns
tRP
RESET# Pulse Width
Min
500
ns
tRH
Reset High Time Before Read (See Note)
Min
50
ns
tRPD
RESET# Low to Standby Mode
Min
20
µs
tRB
RY/BY# Recovery Time
Min
0
ns
Note: Not 100% tested.
RY/BY#1
CE#f1,
CE#f2 (PDL129 only),
OE#
tRH
RESET#1
tRP
tReady
Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms
tReady
RY/BY#1
tRB
CE#f1,
CE#f2 (PDL129 only),
OE#
RESET#1
tRP
Figure 12.
62
Reset Timings
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Erase and Program Operations
Parameter
Speed
JEDEC
Std
Description
tAVAV
tWC
Write Cycle Time (Note 1)
Min
tAVWL
tAS
Address Setup Time
Min
0
ns
tASO
Address Setup Time to OE# low during toggle bit polling
Min
15
ns
tAH
Address Hold Time
Min
35
ns
tAHT
Address Hold Time From CE#1f or OE# high
during toggle bit polling
Min
0
ns
tDVWH
tDS
Data Setup Time
Min
30
ns
tWHDX
tDH
Data Hold Time
Min
0
ns
tOEPH
Output Enable High during toggle bit polling
Min
10
ns
tGHWL
tGHWL
Read Recovery Time Before Write
(OE# High to WE# Low)
Min
0
ns
tWLEL
tWS
WE# Setup Time (CE#f1 to WE#)
Min
0
ns
tELWL
tCS
CE#f1 Setup Time
Min
0
ns
tEHWH
tWH
WE# Hold Time (CE#f1 to WE#)
Min
0
ns
tWHEH
tCH
CE#f1 Hold Time
Min
0
ns
tWLWH
tWP
Write Pulse Width
Min
40
ns
tWHDL
tWPH
Write Pulse Width High
Min
25
ns
tSR/W
Latency Between Read and Write Operations
Min
0
ns
Typ
6
µs
tWLAX
85
Unit
65
85
ns
tWHWH1
tWHWH1
Programming Operation (Note 2)
tWHWH1
tWHWH1
Accelerated Programming Operation,
Word or Byte (Note 2)
Typ
4
µs
tWHWH2
tWHWH2
Sector Erase Operation (Note 2)
Typ
0.5
sec
tVCS
VCC Setup Time (Note 1)
Min
50
µs
tRB
Write Recovery Time from RY/BY#
Min
0
ns
Program/Erase Valid to RY/BY# Delay
Max
90
ns
tBUSY
Word
66
Notes:
1. Not 100% tested.
2. See the “Flash Erase And Programming Performance” section for more information.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
63
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Program Command Sequence (last two cycles)
tAS
tWC
Addresses
Read Status Data (last two cycles)
555h
PA
PA
PA
tAH
CE#1f
or CE#2f
(PDL129 only)
tCH
tGHWL
OE#
tWHWH1
tWP
WE#
tWPH
tCS
tDS
tDH
PD
A0h
Data
Status
tBUSY
DOUT
tRB
RY/BY#
VCCf
tVCS
Notes:
1. PA = program address, PD = program data, DOUT is the true data at the program address.
2. Illustration shows device in word mode.
3. For PDL129 during CE# transitions the other CE# pin = VIH.
Figure 13.
Program Operation Timings
VHH
WP#/ACC
VIL or VIH
VIL or VIH
tVHH
tVHH
Figure 14.
64
Accelerated Program Timing Diagram
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Erase Command Sequence (last two cycles)
tAS
tWC
2AAh
Addresses
Read Status Data
VA
SADD
VA
555h for chip erase
tAH
CE#1f
(PDL129 only)
tGHWL
tCH
OE#
tWP
WE#
tWPH
tCS
tWHWH2
tDS
tDH
Data
55h
In
Progress
30h
Complete
10 for Chip Erase
tBUSY
tRB
RY/BY#
tVCS
VCCf
Notes:
1. SADD = sector address (for Sector Erase), VA = Valid Address for reading status data (see “Flash Write Operation Status”.
2. For PDL129 during CE# transitions the other CE# pin = VIH.
Figure 15.
November 25, 2003
Chip/Sector Erase Operation Timings
Am70PDL127BDH/Am70PDL129BDH
65
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Addresses
tWC
tWC
tRC
Valid PA
Valid RA
tWC
Valid PA
Valid PA
tAH
tCPH
tACC
tCE
CE#1f or
CE#2f (PDL129 only)
tCP
tOE
OE#
tOEH
tGHWL
tWP
WE#
tDF
tWPH
tDS
tOH
tDH
Valid
Out
Valid
In
Data
Valid
In
Valid
In
tSR/W
WE# Controlled Write Cycle
Read Cycle
Figure 16.
CE#f Controlled Write Cycles
Back-to-back Read/Write Cycle Timings
tRC
Addresses
VA
VA
VA
tACC
tCE
CE#1f or
CE#2f (PDL129 only)
tCH
tOE
OE#
tOEH
tDF
WE#
tOH
High Z
DQ7
Complement
Complement
DQ6–DQ0
Status Data
Status Data
True
Valid Data
High Z
True
Valid Data
tBUSY
RY/BY#
Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data
read cycle.
Figure 17.
66
Data# Polling Timings (During Embedded Algorithms)
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
tAHT
tAS
Addresses
tAHT
tASO
CE#1f or
CE#2f (PDL129 only)
tCEPH
tOEH
WE#
tOEPH
OE#
tDH
DQ6/DQ2
tOE
Valid Data
Valid
Status
Valid
Status
Valid
Status
(first read)
(second read)
(stops toggling)
Valid Data
RY/BY#
Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read
cycle, and array data read cycle.
Figure 18.
Enter
Embedded
Erasing
WE#
Erase
Suspend
Erase
Toggle Bit Timings (During Embedded Algorithms)
Enter Erase
Suspend Program
Erase Suspend
Read
Erase
Suspend
Program
Erase
Resume
Erase Suspend
Read
Erase
Erase
Complete
DQ6
DQ2
Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE#f1 to
toggle DQ2 and DQ6.
Figure 19.
November 25, 2003
DQ2 vs. DQ6
Am70PDL127BDH/Am70PDL129BDH
67
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Temporary Sector Unprotect
Parameter
JEDEC
Std
Description
All Speed Options
Unit
tVIDR
VID Rise and Fall Time (See Note)
Min
500
ns
tVHH
VHH Rise and Fall Time (See Note)
Min
250
ns
tRSP
RESET# Setup Time for Temporary Sector
Unprotect
Min
4
µs
tRRB
RESET# Hold Time from RY/BY# High for
Temporary Sector Unprotect
Min
4
µs
Note: Not 100% tested.
VID
RESET#
VID
VSS, VIL,
or VIH
VSS, VIL,
or VIH
tVIDR
tVIDR
Program or Erase Command Sequence
CE#1f or
CE#2f (PDL129 only)
WE#
tRSP
tRRB
RY/BY#
Figure 20.
68
Temporary Sector Unprotect Timing Diagram
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
VID
VIH
RESET#
SADD,
A6, A1, A0
Valid*
Valid*
Sector/Sector Block Protect or Unprotect
Data
60h
60h
Valid*
Verify
40h
Status
Sector/Sector Block Protect: 150 µs,
Sector/Sector Block Unprotect: 15 ms
1 µs
CE#1f or
CE#2f (PDL129 only)
WE#
OE#
1.
For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0, SADD = Sector Address.
2.
For PDL129 during CE#f1 transitions the other CE#f1 pin = VIH.
Figure 21. Sector/Sector Block Protect and
Unprotect Timing Diagram
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
69
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
Alternate CE#f1 Controlled Erase and Program Operations
Parameter
Speed
JEDEC
Std
Description
tAVAV
tWC
Write Cycle Time (Note 1)
Min
tAVWL
tAS
Address Setup Time
Min
0
ns
tELAX
tAH
Address Hold Time
Min
35
ns
tDVEH
tDS
Data Setup Time
Min
30
ns
tEHDX
tDH
Data Hold Time
Min
0
ns
tGHEL
tGHEL
Read Recovery Time Before Write
(OE# High to WE# Low)
Min
0
ns
tWLEL
tWS
WE# Setup Time
Min
0
ns
tEHWH
tWH
WE# Hold Time
Min
0
ns
tELEH
tCP
CE#f1 Pulse Width
Min
40
ns
tEHEL
tCPH
CE#f1 Pulse Width High
Min
25
ns
tWHWH1
tWHWH1
Programming Operation
(Note 2)
Typ
6
µs
tWHWH1
tWHWH1
Accelerated Programming Operation,
Word or Byte (Note 2)
Typ
4
µs
tWHWH2
tWHWH2
Sector Erase Operation (Note 2)
Typ
0.4
sec
Word
66
85
Unit
66
85
ns
Notes:
1. Not 100% tested.
2. See the “Flash Erase And Programming Performance” section for more information.
70
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
FLASH AC CHARACTERISTICS
555 for program
2AA for erase
PA for program
SADD for sector erase
555 for chip erase
Data# Polling
Addresses
PA
tWC
tAS
tAH
tWH
WE#
tGHEL
OE#
tCP
CE#f1 or
CE#f2 (PDL129 only)
tWS
tWHWH1 or 2
tCPH
tBUSY
tDS
tDH
DQ7#
Data
tRH
A0 for program
55 for erase
DOUT
PD for program
30 for sector erase
10 for chip erase
RESET#
RY/BY#
Notes:
1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SADD = sector address, PD = program data.
3. DQ7# is the complement of the data written to the device. DOUT is the data written to the device.
Figure 22.
November 25, 2003
Flash Alternate CE#f1 Controlled Write (Erase/Program) Operation Timings
Am70PDL127BDH/Am70PDL129BDH
71
A D V A N C E
I N F O R M A T I O N
pSRAM AC CHARACTERISTICS
Read Cycle
Parameter
Symbol
Speed
Description
66
85
Unit
tRC
Read Cycle Time
Min
70
85
ns
tACC
Address Access Time
Max
70
85
ns
tCO
Chip Enable Access Time
Max
70
85
ns
tOE
Output Enable Access Time
Max
25
ns
tBA
Data Byte Control Access Time
Max
25
ns
tCOE
Chip Enable Low to Output Active
Min
10
ns
tOEE
Output Enable Low to Output Active
Min
0
ns
tBE
Data Byte Control Low to Output Active
Min
0
ns
tOD
Chip Enable High to Output High-Z
Max
20
ns
tODO
Output Enable High to Output High-Z
Max
20
ns
tBD
Data Byte Control High to Output High-Z
Max
20
ns
tOH
Output Data Hold from Address Change
Min
10
ns
tPM
Page Mode Time
Min
70
ns
tPC
Page Mode Cycle Time
Min
30
ns
tAA
Page Mode Address Access Time
Max
30
ns
tAOH
Page Output Data Hold Time
Min
10
ns
tRC
Addresses
A20 to A0
tACC
tOH
tCO
CE#1s
Fixed High
CE2s
tOD
tOE
OE#
tODO
WE#
tBA
LB#, UB#
DOUT
DQ15 to DQ0
tBE
tOEE
High-Z
tBD
Indeterminate
High-Z
Valid Data Out
tCOE
Notes:
1. tOD, tODo, tBD, and tODW are defined as the time at which
the outputs achieve the open circuit condition and are not
referenced to output voltage levels.
3. If CE#f1, LB#, or UB# goes low at the same time or after
WE# goes low, the outputs will remain at high impedance.
2. If CE#f1, LB#, or UB# goes low at the same time or before
WE# goes high, the outputs will remain at high impedance.
Figure 23.
72
Psuedo SRAM Read Cycle
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
pSRAM AC CHARACTERISTICS
tPM
Addresses
A2 to A0
tRC
tPC
tPC
tPC
Addresses
A20 to A3
CE#1s
Fixed High
CE2s
OE#
WE#
LB#, UB#
tOD
tOE
tBA
tBD
tOEE
tAOH
tAOH
tAOH
tBE
DOUT
DQ15 to DQ0
tCOE
tCO
tACC
DOUT
DOUT
tAA
DOUT
tAA
tOH
DOUT
tAA
tODO
Maximum 8 words
Figure 24.
Page Read Timing
Notes:
1. tOD, tODo, tBD, and tODW are defined as the time at which
the outputs achieve the open circuit condition and are not
referenced to output voltage levels.
3. If CE#f1, LB#, or UB# goes low at the same time or after
WE# goes low, the outputs will remain at high impedance.
2. If CE#f1, LB#, or UB# goes low at the same time or before
WE# goes high, the outputs will remain at high impedance.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
73
A D V A N C E
I N F O R M A T I O N
pSRAM AC CHARACTERISTICS
Write Cycle
Parameter
Symbol
Speed
Description
tWC
Write Cycle Time
Min
66
85
70
85
Unit
ns
tWP
Write Pulse Time
Min
50
60
ns
tCW
Chip Enable to End of Write
Min
60
70
ns
tBW
Data Byte Control to End of Write
Min
60
70
ns
tAW
Address Valid to End of Write
Min
60
70
ns
tAS
Address Setup Time
Min
0
ns
tWR
Write Recovery Time
Min
0
ns
tODW
WE# Low to Write to Output High-Z
Max
20
ns
tOEW
WE# High to Write to Output Active
Min
0
ns
tDS
Data Set-up Time
Min
30
tDH
Data Hold from Write Time
Min
0
ns
tCH
CE2 Hold Time
Min
300
µs
tCEH
Chip Enable High Pulse Width
Min
10
ns
tWEH
Write Enable High Pulse Width
Min
6
ns
tWC
Addresses
A20 to A0
tWR
tAW
tAS
tWEH
tWP
WE#
tCW
CE#1s
tCH
CE2s
tBW
LB#, UB#
tODW
(Note 3)
DOUT
DQ15 to DQO
tOEW
High-Z
tDS
DIN
DQ15 to DQ0
(Note 4)
(Note 1)
tDH
Valid Data In
Notes:
1. If the device is using the I/Os to output data, input signals of reverse polarity must not be applied.
2. If OE# is high during the write cycle, the outputs will remain at high impedance.
3. If CE#1ps, LB# or UB# goes low at the same time or after WE# goes low, the outputs will remain at high impedance.
4. If CE#1ps, LB# or UB# goes high at the same time or before WE# goes high, the outputs will remain at high impedance.
Figure 25.
74
Pseudo SRAM Write Cycle—WE# Control
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
pSRAM AC CHARACTERISTICS
tWC
Addresses
A20 to A0
tAS
tWP
tWR
WE#
tCW
tCEH
CE#1ps
tCH
CE2ps
tBW
LB#, UB#
tBE
DOUT
DQ15 to DQ0
tODW
High-Z
High-Z
tCOE
tDS
DIN
DQ15 to DQ0
(Note 1)
tDH
Valid Data In
(Note 1)
Notes:
1. If the device is using the I/Os to output data, input signals of reverse polarity must not be applied.
2. If OE# is high during the write cycle, the outputs will remain at high impedance.
Figure 26.
November 25, 2003
Pseudo SRAM Write Cycle—CE#1ps Control
Am70PDL127BDH/Am70PDL129BDH
75
A D V A N C E
I N F O R M A T I O N
pSRAM AC CHARACTERISTICS
tWC
Addresses
A20 to A0
tAS
tWP
tWR
WE#
tCW
CE#1s
tCH
CE2s
tBW
UB#, LB#
tCOE
tODW
DOUT
DQ15 to DQ0
High-Z
tBE
High-Z
tDS
DIN
DQ15 to DQ0
tDH
Valid Data In
Notes:
1. If the device is using the I/Os to output data, input signals of reverse polarity must not be applied.
2. If OE# is high during the write cycle, the outputs will remain at high impedance.
Figure 27. Pseudo SRAM Write Cycle—
UB#s and LB#s Control
76
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
pSRAM DATA RETENTION
Parameter
Symbol
Parameter Description
VDR
VCC for Data Retention
CE#1ps ≥ VCC – 0.2 V (Note 1)
IDR
Data Retention Current
VCC = 3.0 V, CE#1ps ≥ VCC – 0.2 V
(Note 1)
tCS
CE2ps Setup Time
0
ns
tCH
CE2ps Hold Time
300
µs
Min
Test Setup
Typ
2.7
1.0
(Note 2)
Max
Unit
3.3
V
70
µA
tDPD
CE2ps Pulse Width
10
ms
tCHC
CE2ps Hold from CE#f1
0
ns
tCHP
CE2ps Hold from Power On
30
µs
Notes:
1. CE#1ps ≥ VCC – 0.2 V, CE2ps ≥ VCC – 0.2 V (CE#1ps controlled) or CE2ps ≤ 0.2 V (CE2ps controlled).
2. Typical values are not 100% tested.
pSRAM POWER ON AND DEEP POWER DOWN
CE#1ps
tDPD
CE#2ps
tCS
tCH
Figure 28.
Deep Power-down Timing
Note: Data cannot be retained during deep power-down standby mode.
VDD
VDD min
tCHC
CE#1ps
CE#2ps
tCHP
tCH
Figure 29.
November 25, 2003
Power-on Timing
Am70PDL127BDH/Am70PDL129BDH
77
A D V A N C E
I N F O R M A T I O N
pSRAM ADDRESS SKEW
over 10 µs
CE#1ps
WE#
Address
tRC min
Figure 30.
Read Address Skew
Note: If multiple invalid address cycles shorter than tRC min occur for a period greater than 10 µs, at least one valid address cycle
over tRC min is required during that period.
over 10 µs
CE#1ps
tWP min
WE#
Address
tWC min
Figure 31.
Write Address Skew
Note: If multiple invalid address cycles shorter than tWC min occur for a period greater than 10 µs, at least one valid address
cycle over tWC min, in addition to tWP min, is required during that period.
78
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
ERASE AND PROGRAMMING PERFORMANCE
Parameter
Typ (Note 1)
Max (Note 2)
Unit
Comments
Sector Erase Time
0.4
5
sec
Chip Erase Time
108
Excludes 00h programming
prior to erasure (Note 4)
sec
Word Program Time
6
210
µs
Accelerated Word Program Time
4
120
µs
Chip Program Time (Note 3)
50
200
sec
Excludes system level
overhead (Note 5)
Notes:
1. Typical program and erase times assume the following conditions: 25°C, 3.0 V VCC, 1,000,000 cycles. Additionally,
programming typicals assume checkerboard pattern. All values are subject to change.
2. Under worst case conditions of 90°C, VCC = 2.7 V, 1,000,000 cycles. All values are subject to change.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes
program faster than the maximum program times listed.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Tables
Table 16 for further information on command definitions.
6. The device has a minimum erase and program cycle endurance of 1,000,000 cycles.
LATCHUP CHARACTERISTICS
Description
Min
Max
Input voltage with respect to VSS on all pins except I/O pins
(including A9, OE#, and RESET#)
–1.0 V
12.5 V
Input voltage with respect to VSS on all I/O pins
–1.0 V
VCC + 1.0 V
–100 mA
+100 mA
VCC Current
Note: Includes all pins except VCC. Test conditions: VCC = 3.0 V, one pin at a time.
PACKAGE PIN CAPACITANCE
Parameter
Symbol
CIN
Parameter Description
Input Capacitance
Test Setup
Typ
Max
Unit
VIN = 0
11
14
pF
VOUT = 0
12
16
pF
COUT
Output Capacitance
CIN2
Control Pin Capacitance
VIN = 0
14
16
pF
CIN3
WP#/ACC Pin Capacitance
VIN = 0
17
20
pF
Test Conditions
Min
Unit
150°C
10
Years
125°C
20
Years
Notes:
1. Sampled, not 100% tested.
2. Test conditions TA = 25°C, f = 1.0 MHz.
FLASH DATA RETENTION
Parameter Description
Minimum Pattern Data Retention Time
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
79
A D V A N C E
I N F O R M A T I O N
GENERAL DESCRIPTION (LV640M)
The Am29LV640MH is a 64 Mbit, 3.0 volt single power
supply flash memory device organized as 4,194,304
words. The device has an 8-bit/16-bit bus and can be
programmed either in the host system or in standard
EPROM programmers.
An access time of 110 ns is available. Each device requires only a single 3.0 volt power supply for both
read and write functions. In addition to a VCC input, a
high-voltage accelerated program (ACC) feature provides shorter programming times through increased
current on the WP#/ACC input. This feature is intended to facilitate factory throughput during system
production, but may also be used in the field if desired.
The device is entirely command set compatible with
the JEDEC single-power-supply Flash standard.
Commands are written to the device using standard
microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.
The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Device programming and erasure are initiated through
command sequences. Once a program or erase operation has begun, the host system need only poll the
DQ7 (Data# Polling) or DQ6 (toggle) status bits or
monitor the Ready/Busy# (RY/BY#) output to determine whether the operation is complete. To facilitate
programming, an Unlock Bypass mode reduces command sequence overhead by requiring only two write
cycles to program data instead of four.
The Versatile I/O™ (VIO) control allows the host system to set the voltage levels that the device generates
and tolerates on the CE# control input and DQ I/Os to
the same voltage level that is asserted on the VIO pin.
Refer to the Ordering Information section for valid VIO
options.
80
Hardware data protection measures include a low
VCC detector that automatically inhibits write operations during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of sectors of memory.
This can be achieved in-system or via programming
equipment.
The Erase Suspend/Erase Resume feature allows
the host system to pause an erase operation in a given
sector to read or program any other sector and then
complete the erase operation. The Program Suspend/Program Resume feature enables the host system to pause a program operation in a given sector to
read any other sector and then complete the program
operation.
The hardware RESET# pin terminates any operation
in progress and resets the device, after which it is then
ready for a new operation. The RESET# pin may be
tied to the system reset circuitry. A system reset would
thus also reset the device, enabling the host system to
read boot-up firmware from the Flash memory device.
The device reduces power consumption in the
standby mode when it detects specific voltage levels
on CE# and RESET#, or when addresses have been
stable for a specified period of time.
The Write Protect (WP#) feature protects the first or
last sector by asserting a logic low on the WP#/ACC
pin. The protected sector will still be protected even
during accelerated programming.
The SecSi™ (Secured Silicon) Sector provides a
128-word area for code or data that can be permanently protected. Once this sector is protected, no further changes within the sector can occur.
AMD MirrorBit flash technology combines years of
Flash memory manufacturing experience to produce
the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a
sector simultaneously via hot-hole assisted erase. The
data is programmed using hot electron injection.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information
needed to execute the command. The contents of the
Table 1.
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Device Bus Operations
CE#
OE#
WE#
RESET#
WP#
ACC
Addresses
(Note 2)
DQ0–
DQ7
DQ8–DQ
15
Read
L
L
H
H
X
X
AIN
DOUT
DOUT
Write (Program/Erase)
L
H
L
H
(Note 3)
X
AIN
(Note 4)
(Note 4)
Accelerated Program
L
H
L
H
(Note 3)
VHH
AIN
(Note 4)
(Note 4)
VCC ±
0.3 V
X
X
VCC ±
0.3 V
X
H
X
High-Z
High-Z
Output Disable
L
H
H
H
X
X
X
High-Z
High-Z
Reset
X
X
X
L
X
X
X
High-Z
High-Z
Sector Group Protect
(Note 2)
L
H
L
VID
H
X
SA, A6 =L,
A3=L, A2=L,
A1=H, A0=L
(Note 4)
X
Sector Group Unprotect
(Note 2)
L
H
L
VID
H
X
SA, A6=H,
A3=L, A2=L,
A1=H, A0=L
(Note 4)
X
Temporary Sector Group
Unprotect
X
X
X
VID
H
X
AIN
(Note 4)
(Note 4)
Operation
Standby
Legend: L = Logic Low = VIL, H = Logic High = VIH, VID = 11.5–12.5 V, VHH = 11.5–12.5 V, X = Don’t Care, SA = Sector Address,
AIN = Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Addresses are A21:A0 in word mode.
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector Group
Protection and Unprotection” section.
3. If WP# = VIL, the first or last sector remains protected. If WP# = VIH, the first or last sector will be protected or unprotected as
determined by the method described in “Sector Group Protection and Unprotection”. All sectors are unprotected when shipped
from the factory (The SecSi Sector may be factory protected depending on version ordered.)
4. DIN or DOUT as required by command sequence, data polling, or sector protect algorithm (see Figure 2).
VersatileIO™ (VIO) Control
Requirements for Reading Array Data
The VersatileIO™ (VIO) control allows the host system
to set the voltage levels that the device generates and
tolerates on CE# and DQ I/Os to the same voltage
level that is asserted on VIO. See “Ordering Information” on page 9 for VIO options on this device.
To read array data from the outputs, the system must
drive the CE# and OE# pins to VIL. CE# is the power
control and selects the device. OE# is the output control and gates array data to the output pins. WE#
should remain at VIH.
For example, a VI/O of 1.65–3.6 volts allows for I/O at
the 1.8 or 3 volt levels, driving and receiving signals to
and from other 1.8 or 3 V devices on the same data
bus.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No command is necessary in this mode to obtain array data.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
81
A D V A N C E
I N F O R M A T I O N
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. The device remains
enabled for read access until the command register
contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read-Only Operations table for timing specifications and to Figure 14 for the timing diagram. Refer
to the DC Characteristics table for the active current
specification on reading array data.
Page Mode Read
The device is capable of fast page mode read and is
compatible with the page mode Mask ROM read operation. This mode provides faster read access speed
for random locations within a page. The page size of
the device is 4 words/8 bytes. The appropriate page is
selected by the higher address bits A(max)–A2. Address bits A1–A0 in word mode (A1–A-1 in byte mode)
determine the specific word within a page. This is an
asynchronous operation; the microprocessor supplies
the specific word location.
The random or initial page access is equal to tACC or
tCE and subsequent page read accesses (as long as
the locations specified by the microprocessor falls
within that page) is equivalent to tPACC. When CE# is
deasserted and reasserted for a subsequent access,
the access time is tACC or t CE . Fast page mode accesses are obtained by keeping the “read-page addresses” constant and changing the “intra-read page”
addresses.
Writing Commands/Command Sequences
To write a command or command sequence (which includes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to VIL, and OE# to VIH.
The device features an Unlock Bypass mode to facilitate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The
“Word/Byte Program Command Sequence” section
has details on programming data to the device using
both standard and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device. Table 2 indicates the address
space that each sector occupies.
Refer to the DC Characteristics table for the active
current specification for the write mode. The AC Characteristics section contains timing specification tables
and timing diagrams for write operations.
82
Write Buffer
Write Buffer Programming allows the system to write a
maximum of 16 words/32 bytes in one programming
operation. This results in faster effective programming
time than the standard programming algorithms. See
“Write Buffer” for more information.
Accelerated Program Operation
The device offers accelerated program operations
through the ACC function. This is one of two functions
provided by the WP#/ACC pin. This function is primarily intended to allow faster manufacturing throughput
at the factory.
If the system asserts VHH on this pin, the device automatically enters the aforementioned Unlock Bypass
mode, temporarily unprotects any protected sectors,
and uses the higher voltage on the pin to reduce the
time required for program operations. The system
would use a two-cycle program command sequence
as required by the Unlock Bypass mode. Removing
VHH from the WP#/ACC pin returns the device to normal operation. Note that the WP#/ACC pin must not be
at VHH for operations other than accelerated programming, or device damage may result. In addition, no external pullup is necessary since the WP#/ACC pin has
internal pullup to VCC.
Autoselect Functions
If the system writes the autoselect command sequence, the device enters the autoselect mode. The
system can then read autoselect codes from the internal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in
this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information.
Standby Mode
When the system is not reading or writing to the device, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced,
and the outputs are placed in the high impedance
state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# pins are both held at VIO ± 0.3 V.
(Note that this is a more restricted voltage range than
VIH.) If CE# and RESET# are held at VIH, but not within
VIO ± 0.3 V, the device will be in the standby mode, but
the standby current will be greater. The device requires standard access time (t CE ) for read access
when the device is in either of these standby modes,
before it is ready to read data.
If the device is deselected during erasure or programming, the device draws active current until the
operation is completed.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Refer to the DC Characteristics table for the standby
current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables
this mode when addresses remain stable for t ACC +
30 ns. The automatic sleep mode is independent of
the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output
data is latched and always available to the system.
Refer to the DC Characteristics table for the automatic
sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of tRP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
November 25, 2003
pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at VSS±0.3 V, the device
draws CMOS standby current (ICC4). If RESET# is held
at VIL but not within VSS±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory.
Refer to the AC Characteristics tables for RESET# parameters and to Figure 16 for the timing diagram.
Output Disable Mode
When the OE# input is at VIH, output from the device is
disabled. The output pins are placed in the high
impedance state.
Am70PDL127BDH/Am70PDL129BDH
83
A D V A N C E
Table 2.
Sector
SA0
84
I N F O R M A T I O N
Sector Address Table
A21–A15
0
0
0
0
0
0
0
Sector Size
(Kwords)
16-bit
Address Range
(in hexadecimal)
32
000000–007FFF
008000–00FFFF
SA1
0
0
0
0
0
0
1
32
SA2
0
0
0
0
0
1
0
32
010000–017FFF
SA3
0
0
0
0
0
1
1
32
018000–01FFFF
SA4
0
0
0
0
1
0
0
32
020000–027FFF
SA5
0
0
0
0
1
0
1
32
028000–02FFFF
SA6
0
0
0
0
1
1
0
32
030000–037FFF
SA7
0
0
0
0
1
1
1
32
038000–03FFFF
SA8
0
0
0
1
0
0
0
32
040000–047FFF
048000–04FFFF
SA9
0
0
0
1
0
0
1
32
SA10
0
0
0
1
0
1
0
32
050000–057FFF
SA11
0
0
0
1
0
1
1
32
058000–05FFFF
SA12
0
0
0
1
1
0
0
32
060000–067FFF
SA13
0
0
0
1
1
0
1
32
068000–06FFFF
SA14
0
0
0
1
1
1
0
32
070000–077FFF
SA15
0
0
0
1
1
1
1
32
078000–07FFFF
SA16
0
0
1
0
0
0
0
32
080000–087FFF
088000–08FFFF
SA17
0
0
1
0
0
0
1
32
SA18
0
0
1
0
0
1
0
32
090000–097FFF
SA19
0
0
1
0
0
1
1
32
098000–09FFFF
SA20
0
0
1
0
1
0
0
32
0A0000–0A7FFF
SA21
0
0
1
0
1
0
1
32
0A8000–0AFFFF
SA22
0
0
1
0
1
1
0
32
0B0000–0B7FFF
SA23
0
0
1
0
1
1
1
32
0B8000–0BFFFF
SA24
0
0
1
1
0
0
0
32
0C0000–0C7FFF
SA25
0
0
1
1
0
0
1
32
0C8000–0CFFFF
SA26
0
0
1
1
0
1
0
32
0D0000–0D7FFF
SA27
0
0
1
1
0
1
1
32
0D8000–0DFFFF
SA28
0
0
1
1
1
0
0
32
0E0000–0E7FFF
SA29
0
0
1
1
1
0
1
32
0E8000–0EFFFF
SA30
0
0
1
1
1
1
0
32
0F0000–0F7FFF
0F8000–0FFFFF
SA31
0
0
1
1
1
1
1
32
SA32
0
1
0
0
0
0
0
32
100000–107FFF
SA33
0
1
0
0
0
0
1
32
108000–10FFFF
SA34
0
1
0
0
0
1
0
32
110000–117FFF
SA35
0
1
0
0
0
1
1
32
118000–11FFFF
SA36
0
1
0
0
1
0
0
32
120000–127FFF
SA37
0
1
0
0
1
0
1
32
128000–12FFFF
SA38
0
1
0
0
1
1
0
32
130000–137FFF
138000–13FFFF
SA39
0
1
0
0
1
1
1
32
SA40
0
1
0
1
0
0
0
32
140000–147FFF
SA41
0
1
0
1
0
0
1
32
148000–14FFFF
SA42
0
1
0
1
0
1
0
32
150000–157FFF
SA43
0
1
0
1
0
1
1
32
158000–15FFFF
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 2.
Sector
SA44
I N F O R M A T I O N
Sector Address Table (Continued)
A21–A15
0
1
0
1
1
0
0
Sector Size
(Kwords)
16-bit
Address Range
(in hexadecimal)
32
160000–167FFF
168000–16FFFF
SA45
0
1
0
1
1
0
1
32
SA46
0
1
0
1
1
1
0
32
170000–177FFF
SA47
0
1
0
1
1
1
1
32
178000–17FFFF
SA48
0
1
1
0
0
0
0
32
180000–187FFF
SA49
0
1
1
0
0
0
1
32
188000–18FFFF
SA50
0
1
1
0
0
1
0
32
190000–197FFF
SA51
0
1
1
0
0
1
1
32
198000–19FFFF
SA52
0
1
1
0
1
0
0
32
1A0000–1A7FFF
1A8000–1AFFFF
SA53
0
1
1
0
1
0
1
32
SA54
0
1
1
0
1
1
0
32
1B0000–1B7FFF
SA55
0
1
1
0
1
1
1
32
1B8000–1BFFFF
SA56
0
1
1
1
0
0
0
32
1C0000–1C7FFF
SA57
0
1
1
1
0
0
1
32
1C8000–1CFFFF
SA58
0
1
1
1
0
1
0
32
1D0000–1D7FFF
SA59
0
1
1
1
0
1
1
32
1D8000–1DFFFF
SA60
0
1
1
1
1
0
0
32
1E0000–1E7FFF
1E8000–1EFFFF
SA61
0
1
1
1
1
0
1
32
SA62
0
1
1
1
1
1
0
32
1F0000–1F7FFF
SA63
0
1
1
1
1
1
1
32
1F8000–1FFFFF
SA64
1
0
0
0
0
0
0
32
200000–207FFF
SA65
1
0
0
0
0
0
1
32
208000–20FFFF
SA66
1
0
0
0
0
1
0
32
210000–217FFF
218000–21FFFF
SA67
1
0
0
0
0
1
1
32
SA68
1
0
0
0
1
0
0
32
220000–227FFF
SA69
1
0
0
0
1
0
1
32
228000–22FFFF
SA70
1
0
0
0
1
1
0
32
230000–237FFF
SA71
1
0
0
0
1
1
1
32
238000–23FFFF
SA72
1
0
0
1
0
0
0
32
240000–247FFF
SA73
1
0
0
1
0
0
1
32
248000–24FFFF
SA74
1
0
0
1
0
1
0
32
250000–257FFF
258000–25FFFF
SA75
1
0
0
1
0
1
1
32
SA76
1
0
0
1
1
0
0
32
260000–267FFF
SA77
1
0
0
1
1
0
1
32
268000–26FFFF
SA78
1
0
0
1
1
1
0
32
270000–277FFF
SA79
1
0
0
1
1
1
1
32
278000–27FFFF
SA80
1
0
1
0
0
0
0
32
280000–287FFF
SA81
1
0
1
0
0
0
1
32
288000–28FFFF
SA82
1
0
1
0
0
1
0
32
290000–297FFF
SA83
1
0
1
0
0
1
1
32
298000–29FFFF
SA84
1
0
1
0
1
0
0
32
2A0000–2A7FFF
SA85
1
0
1
0
1
0
1
32
2A8000–2AFFFF
SA86
1
0
1
0
1
1
0
32
2B0000–2B7FFF
SA87
1
0
1
0
1
1
1
32
2B8000–2BFFFF
SA88
1
0
1
1
0
0
0
32
2C0000–2C7FFF
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
85
A D V A N C E
Table 2.
Sector
86
I N F O R M A T I O N
Sector Address Table (Continued)
A21–A15
Sector Size
(Kwords)
16-bit
Address Range
(in hexadecimal)
2C8000–2CFFFF
SA89
1
0
1
1
0
0
1
32
SA90
1
0
1
1
0
1
0
32
2D0000–2D7FFF
SA91
1
0
1
1
0
1
1
32
2D8000–2DFFFF
SA92
1
0
1
1
1
0
0
32
2E0000–2E7FFF
SA93
1
0
1
1
1
0
1
32
2E8000–2EFFFF
SA94
1
0
1
1
1
1
0
32
2F0000–2F7FFF
2F8000–2FFFFF
SA95
1
0
1
1
1
1
1
32
SA96
1
1
0
0
0
0
0
32
300000–307FFF
SA97
1
1
0
0
0
0
1
32
308000–30FFFF
SA98
1
1
0
0
0
1
0
32
310000–317FFF
SA99
1
1
0
0
0
1
1
32
318000–31FFFF
SA100
1
1
0
0
1
0
0
32
320000–327FFF
SA101
1
1
0
0
1
0
1
32
328000–32FFFF
SA102
1
1
0
0
1
1
0
32
330000–337FFF
SA103
1
1
0
0
1
1
1
32
338000–33FFFF
SA104
1
1
0
1
0
0
0
32
340000–347FFF
SA105
1
1
0
1
0
0
1
32
348000–34FFFF
SA106
1
1
0
1
0
1
0
32
350000–357FFF
SA107
1
1
0
1
0
1
1
32
358000–35FFFF
SA108
1
1
0
1
1
0
0
32
360000–367FFF
SA109
1
1
0
1
1
0
1
32
368000–36FFFF
SA110
1
1
0
1
1
1
0
32
370000–377FFF
SA111
1
1
0
1
1
1
1
32
378000–37FFFF
SA112
1
1
1
0
0
0
0
32
380000–387FFF
SA113
1
1
1
0
0
0
1
32
388000–38FFFF
SA114
1
1
1
0
0
1
0
32
390000–397FFF
SA115
1
1
1
0
0
1
1
32
398000–39FFFF
SA116
1
1
1
0
1
0
0
32
3A0000–3A7FFF
SA117
1
1
1
0
1
0
1
32
3A8000–3AFFFF
SA118
1
1
1
0
1
1
0
32
3B0000–3B7FFF
SA119
1
1
1
0
1
1
1
32
3B8000–3BFFFF
SA120
1
1
1
1
0
0
0
32
3C0000–3C7FFF
SA121
1
1
1
1
0
0
1
32
3C8000–3CFFFF
SA122
1
1
1
1
0
1
0
32
3D0000–3D7FFF
SA123
1
1
1
1
0
1
1
32
3D8000–3DFFFF
SA124
1
1
1
1
1
0
0
32
3E0000–3E7FFF
SA125
1
1
1
1
1
0
1
32
3E8000–3EFFFF
SA126
1
1
1
1
1
1
0
32
3F0000–3F7FFF
SA127
1
1
1
1
1
1
1
32
3F8000–3FFFFF
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Sector Group Protection and
Unprotection
The hardware sector group protection feature disables
both program and erase operations in any sector
group. In this device, a sector group consists of four
adjacent sectors that are protected or unprotected at
the same time (see Table 4). The hardware sector
group unprotection feature re-enables both program
and erase operations in previously protected sector
groups. Sector group protection/unprotection can be
implemented via two methods.
Sector protection/unprotection requires VID on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows
the algorithms and Figure 24 shows the timing diagram. This method uses standard microprocessor bus
cycle timing. For sector group unprotect, all unprotected sector groups must first be protected prior to
the first sector group unprotect write cycle.
The device is shipped with all sector groups unprotected. AMD offers the option of programming and protecting sector groups at its factory prior to shipping the
device through AMD’s ExpressFlash™ Service. Contact an AMD representative for details.
It is possible to determine whether a sector group is
protected or unprotected. See the Autoselect Mode
section for details.
Table 3.
Sector Group Protection/Unprotection
Address Table
Sector Group
A21–A15
SA0
0000000
SA1
0000001
SA2
0000010
SA3
0000011
SA4–SA7
00001xx
SA8–SA11
00010xx
November 25, 2003
Sector Group
A21–A15
SA12–SA15
00011xx
SA16–SA19
00100xx
SA20–SA23
00101xx
SA24–SA27
00110xx
SA28–SA31
00111xx
SA32–SA35
01000xx
SA36–SA39
01001xx
SA40–SA43
01010xx
SA44–SA47
01011xx
SA48–SA51
01100xx
SA52–SA55
01101xx
SA56–SA59
01110xx
SA60–SA63
01111xx
SA64–SA67
10000xx
SA68–SA71
10001xx
SA72–SA75
10010xx
SA76–SA79
10011xx
SA80–SA83
10100xx
SA84–SA87
10101xx
SA88–SA91
10110xx
SA92–SA95
10111xx
SA96–SA99
11000xx
SA100–SA103
11001xx
SA104–SA107
11010xx
SA108–SA111
11011xx
SA112–SA115
11100xx
SA116–SA119
11101xx
SA120–SA123
11110xx
SA124
1111100
SA125
1111101
SA126
1111110
SA127
1111111
Am70PDL127BDH/Am70PDL129BDH
87
A D V A N C E
I N F O R M A T I O N
Write Protect (WP#)
The Write Protect function provides a hardware
method of protecting the first or last sector without
using VID. Write Protect is one of two functions provided by the WP#/ACC input.
START
If the system asserts VIL on the WP#/ACC pin, the device disables program and erase functions in the first
or last sector independently of whether those sectors
were protected or unprotected using the method described in “Sector Group Protection and Unprotection”.
Note that if WP#/ACC is at VIL when the device is in
the standby mode, the maximum input load current is
increased. See the table in “DC Characteristics”.
RESET# = VID
(Note 1)
Perform Erase or
Program Operations
RESET# = VIH
If the system asserts VIH on the WP#/ACC pin, the device reverts to whether the first or last sector was previously set to be protected or unprotected using the
method described in “Sector Group Protection and
Unprotection”. Note: No external pullup is necessary
since the WP#/ACC pin has internal pullup to VCC.
Temporary Sector Group Unprotect
(Note: In this device, a sector group consists of four adjacent
sectors that are protected or unprotected at the same time
(see Table 4).
This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by
setting the RESET# pin to VID. During this mode, formerly protected sector groups can be programmed or
erased by selecting the sector group addresses. Once
VID is removed from the RESET# pin, all the previously
protected sector groups are protected again. Figure 1
shows the algorithm, and Figure 23 shows the timing
diagrams, for this feature.
88
Temporary Sector
Group Unprotect
Completed (Note 2)
Notes:
1. All protected sector groups unprotected (If WP# = VIL,
the first or last sector will remain protected).
2. All previously protected sector groups are protected
once again.
Figure 1. Temporary Sector Group
Unprotect Operation
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
START
START
PLSCNT = 1
RESET# = VID
Wait 1 µs
Temporary Sector
Group Unprotect
Mode
No
PLSCNT = 1
Protect all sector
groups: The indicated
portion of the sector
group protect algorithm
must be performed for all
unprotected sector
groups prior to issuing
the first sector group
unprotect address
RESET# = VID
Wait 1 µs
First Write
Cycle = 60h?
First Write
Cycle = 60h?
Temporary Sector
Group Unprotect
Mode
Yes
Yes
Set up sector
group address
No
All sector
groups
protected?
Yes
Sector Group Protect:
Write 60h to sector
group address with
A6–A0 = 0xx0010
Set up first sector
group address
Sector Group
Unprotect:
Write 60h to sector
group address with
A6–A0 = 1xx0010
Wait 150 µs
Verify Sector Group
Protect: Write 40h
to sector group
address with
A6–A0 = 0xx0010
Increment
PLSCNT
No
Reset
PLSCNT = 1
Read from
sector group address
with A6–A0
= 0xx0010
Wait 15 ms
Verify Sector Group
Unprotect: Write
40h to sector group
address with
A6–A0 = 1xx0010
Increment
PLSCNT
No
No
PLSCNT
= 25?
Read from
sector group
address with
A6–A0 = 1xx0010
Data = 01h?
Yes
No
Yes
Device failed
Protect
another
sector group?
Yes
PLSCNT
= 1000?
No
Yes
Remove VID
from RESET#
Device failed
Write reset
command
Sector Group
Protect
Algorithm
Set up
next sector group
address
No
Data = 00h?
Yes
Last sector
group
verified?
No
Yes
Sector Group
Protect complete
Sector Group
Unprotect
Algorithm
Remove VID
from RESET#
Write reset
command
Sector Group
Unprotect complete
Figure 2.
November 25, 2003
In-System Sector Group Protect/Unprotect Algorithms
Am70PDL127BDH/Am70PDL129BDH
89
A D V A N C E
I N F O R M A T I O N
SecSi (Secured Silicon) Sector Flash
Memory Region
The SecSi (Secured Silicon) Sector feature provides a
Flash memory region that enables permanent part
identification through an Electronic Serial Number
(ESN). The SecSi Sector is 128 words in length, and
uses a SecSi Sector Indicator Bit (DQ7) to indicate
whether or not the SecSi Sector is locked when
shipped from the factory. This bit is permanently set at
the factory and cannot be changed, which prevents
cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.
AMD offers the device with the SecSi Sector either
factor y locked or cust omer lockable. The factory-locked version is always protected when shipped
from the factory, and has the SecSi (Secured Silicon)
Sector Indicator Bit permanently set to a “1.” The customer-lockable version is shipped with the SecSi Sector unprotected, allowing customers to program the
sector after receiving the device. The customer-lockable version also has the SecSi Sector Indicator Bit
permanently set to a “0.” Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from
being used to replace devices that are factory locked.
The SecSi sector address space in this device is allocated as follows:
Table 4.
SecSi Sector
Address
Range
x16
The system may program the SecSi Sector using the
write-buffer, accelerated and/or unlock bypass methods, in addition to the standard programming command sequence. See Command Definitions.
Programming and protecting the SecSi Sector must be
used with caution since, once protected, there is no
procedure available for unprotecting the SecSi Sector
area and none of the bits in the SecSi Sector memory
space can be modified in any way.
The SecSi Sector area can be protected using one of
the following procedures:
■ Write the three-cycle Enter SecSi Sector Regioncommand sequence, and then follow the in-system
sector protect algorithm as shown in Figure 2, except that RESET# may be at either VIH or VID. This allows in-system protection of the SecSi Sector
without raising any device pin to a high voltage.
Note that this method is only applicable to the SecSi
Sector.
■ To verify the protect/unprotect status of the SecSi
Sector, follow the algorithm shown in Figure 3.
Once the SecSi Sector is programmed, locked and
verified, the system must write the Exit SecSi Sector
Region command sequence to return to reading and
writing within the remainder of the array.
SecSi Sector Contents
Standard
Factory
Locked
ExpressFlash
Factory Locked
000000h–
000007h
ESN
ESN or determined
by customer
000008h–
00007Fh
Unavailable
Determined
by customer
Customer
Lockable
START
Determined by
customer
The system accesses the SecSi Sector through a
command sequence (see “Enter SecSi Sector/Exit
SecSi Sector Command Sequence”). After the system
has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the first sector (SA0).
This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or
until power is removed from the device. On power-up,
or following a hardware reset, the device reverts to
sending commands to sector SA0.
Customer Lockable: SecSi Sector NOT
Programmed or Protected At the Factory
RESET# =
VIH or VID
Wait 1 µs
Write 60h to
any address
Write 40h to SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
Read from SecSi
Sector address
with A6 = 0,
A1 = 1, A0 = 0
If data = 00h,
SecSi Sector is
unprotected.
If data = 01h,
SecSi Sector is
protected.
Remove VIH or VID
from RESET#
Write reset
command
SecSi Sector
Protect Verify
complete
As an alternative to the factory-locked version, the device may be ordered such that the customer may program and protect the 128-word SecSi sector. See
Table 5 for SecSi Sector addressing.
Figure 3.
90
Am70PDL127BDH/Am70PDL129BDH
SecSi Sector Protect Verify
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Tables 10 and 11
for command definitions). In addition, the following
hardware data protection measures prevent accidental
erasure or programming, which might otherwise be
caused by spurious system level signals during VCC
power-up and power-down transitions, or from system
noise.
Low VCC Write Inhibit
When VCC is less than V LKO, the device does not accept any write cycles. This protects data during VCC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to the read mode. Subsequent
writes are ignored until VCC is greater than VLKO. The
system must provide the proper signals to the control
pins to prevent unintentional writes when V CC is
greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE#
or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up,
the device does not accept commands on the rising
edge of WE#. The internal state machine is automatically reset to the read mode on power-up.
COMMON FLASH MEMORY INTERFACE (CFI)
The Common Flash Interface (CFI) specification outlines device and host system software interrogation
handshake, which allows specific vendor-specified
software algorithms to be used for entire families of
devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and
backward-compatible for the specified flash device
families. Flash vendors can standardize their existing
interfaces for long-term compatibility.
This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address
55h, any time the device is ready to read array data.
The system can read CFI information at the addresses
given in Tables 6–9. To terminate reading CFI data,
the system must write the reset command.
Table 5.
The system can also write the CFI query command
when the device is in the autoselect mode. The device
enters the CFI query mode, and the system can read
CFI data at the addresses given in Tables 6–9. The
system must write the reset command to return the
device to reading array data.
For further information, please refer to the CFI Specification and CFI Publication 100, available via the World
Wide Web at http://www.amd.com/flash/cfi. Alternatively, contact an AMD representative for copies of
these documents.
CFI Query Identification String
Addresses
(x16)
Data
10h
11h
12h
0051h
0052h
0059h
Query Unique ASCII string “QRY”
13h
14h
0002h
0000h
Primary OEM Command Set
15h
16h
0040h
0000h
Address for Primary Extended Table
17h
18h
0000h
0000h
Alternate OEM Command Set (00h = none exists)
19h
1Ah
0000h
0000h
Address for Alternate OEM Extended Table (00h = none exists)
November 25, 2003
Description
Am70PDL127BDH/Am70PDL129BDH
91
A D V A N C E
Table 6.
System Interface String
Addresses
(x16)
Data
1Bh
0027h
VCC Min. (write/erase)
D7–D4: volt, D3–D0: 100 millivolt
1Ch
0036h
VCC Max. (write/erase)
D7–D4: volt, D3–D0: 100 millivolt
1Dh
0000h
VPP Min. voltage (00h = no VPP pin present)
1Eh
0000h
VPP Max. voltage (00h = no VPP pin present)
1Fh
0007h
Typical timeout per single byte/word write 2N µs
20h
0007h
Typical timeout for Min. size buffer write 2N µs (00h = not supported)
21h
000Ah
Typical timeout per individual block erase 2N ms
22h
0000h
Typical timeout for full chip erase 2N ms (00h = not supported)
23h
0001h
Max. timeout for byte/word write 2N times typical
24h
0005h
Max. timeout for buffer write 2N times typical
25h
0004h
Max. timeout per individual block erase 2N times typical
26h
0000h
Max. timeout for full chip erase 2N times typical (00h = not supported)
Description
Table 7.
Addresses
(x16)
92
I N F O R M A T I O N
Device Geometry Definition
Data
Description
N
27h
0017h
Device Size = 2 byte
28h
29h
0002h
0000h
Flash Device Interface description (refer to CFI publication 100)
2Ah
2Bh
0005h
0000h
Max. number of byte in multi-byte write = 2N
(00h = not supported)
2Ch
0001h
Number of Erase Block Regions within device (01h = uniform device, 02h = boot device)
2Dh
2Eh
2Fh
30h
007Fh
0000h
0000h
0001h
Erase Block Region 1 Information
(refer to the CFI specification or CFI publication 100)
31h
32h
33h
34h
0000h
0000h
0000h
0000h
Erase Block Region 2 Information (refer to CFI publication 100)
35h
36h
37h
38h
0000h
0000h
0000h
0000h
Erase Block Region 3 Information (refer to CFI publication 100)
39h
3Ah
3Bh
3Ch
0000h
0000h
0000h
0000h
Erase Block Region 4 Information (refer to CFI publication 100)
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
Table 8.
I N F O R M A T I O N
Primary Vendor-Specific Extended Query
Addresses
(x16)
Data
40h
41h
42h
0050h
0052h
0049h
Query-unique ASCII string “PRI”
43h
0031h
Major version number, ASCII
44h
0033h
Minor version number, ASCII
45h
0008h
Address Sensitive Unlock (Bits 1-0)
0 = Required, 1 = Not Required
Description
Process Technology (Bits 7-2) 0010b = 0.23 µm MirrorBit
46h
0002h
Erase Suspend
0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h
0001h
Sector Protect
0 = Not Supported, X = Number of sectors in per group
48h
0001h
Sector Temporary Unprotect
00 = Not Supported, 01 = Supported
49h
0004h
Sector Protect/Unprotect scheme
04 = 29LV800 mode
4Ah
0000h
Simultaneous Operation
00 = Not Supported, X = Number of Sectors in Bank
4Bh
0000h
Burst Mode Type
00 = Not Supported, 01 = Supported
4Ch
0001h
Page Mode Type
00 = Not Supported, 01 = 4 Word/8 Byte Page, 02 = 8 Word/16 Byte Page
4Dh
00B5h
4Eh
00C5h
4Fh
0004h/
0005h
50h
0001h
ACC (Acceleration) Supply Minimum
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
ACC (Acceleration) Supply Maximum
00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
Top/Bottom Boot Sector Flag
00h = Uniform Device without WP# protect, 02h = Bottom Boot Device, 03h = Top Boot Device,
04h = Uniform sectors bottom WP# protect, 05h = Uniform sectors top WP# protect
Program Suspend
00h = Not Supported, 01h = Supported
COMMAND DEFINITIONS
Writing specific address and data commands or sequences into the command register initiates device operations. Tables 10 and 11 define the valid register
command sequences. Writing incorrect address and
data values or writing them in the improper sequence may place the device in an unknown state. A
reset command is then required to return the device to
reading array data.
All addresses are latched on the falling edge of WE#
or CE#, whichever happens later. All data is latched on
the rising edge of WE# or CE#, whichever happens
November 25, 2003
first. Refer to the AC Characteristics section for timing
diagrams.
Reading Array Data
The device is automatically set to reading array data
after device power-up. No commands are required to
retrieve data. The device is ready to read array data
after completing an Embedded Program or Embedded
Erase algorithm.
After the device accepts an Erase Suspend command,
the device enters the erase-suspend-read mode, after
which the system can read data from any
Am70PDL127BDH/Am70PDL129BDH
93
A D V A N C E
I N F O R M A T I O N
non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the
system may once again read array data with the same
exception. See the Erase Suspend/Erase Resume
Commands section for more information.
The system must issue the reset command to return
the device to the read (or erase-suspend-read) mode if
DQ5 goes high during an active program or erase operation, or if the device is in the autoselect mode. See
the next section, Reset Command, for more information.
See also Requirements for Reading Array Data in the
Device Bus Operations section for more information.
The Read-Only Operations table provides the read parameters, and Figure 14 shows the timing diagram.
Reset Command
Writing the reset command resets the device to the
read or erase-suspend-read mode. Address bits are
don’t cares for this command.
The reset command may be written between the sequence cycles in an erase command sequence before
erasing begins. This resets the device to the read
mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.
The reset command may be written between the
sequence cycles in a program command sequence
before programming begins. This resets the device to
the read mode. If the program command sequence is
written while the device is in the Erase Suspend mode,
writing the reset command returns the device to the
erase-suspend-read mode. Once programming begins, however, the device ignores reset commands
until the operation is complete.
The reset command may be written between the sequence cycles in an autoselect command sequence.
Once in the autoselect mode, the reset command
must be written to return to the read mode. If the device entered the autoselect mode while in the Erase
Suspend mode, writing the reset command returns the
device to the erase-suspend-read mode.
If DQ5 goes high during a program or erase operation,
writing the reset command returns the device to the
read mode (or erase-suspend-read mode if the device
was in Erase Suspend).
Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the
Write-to-Buffer-Abort Reset command sequence to
reset the device for the next operation.
94
Autoselect Command Sequence
The autoselect command sequence allows the host
system to read several identifier codes at specific addresses:
Identifier Code
A7:A0
(x16)
Manufacturer ID
00h
Device ID, Cycle 1
01h
Device ID, Cycle 2
0Eh
Device ID, Cycle 3
0Fh
SecSi Sector Factory Protect
03h
Sector Protect Verify
(SA)02h
Note: The device ID is read over three cycles. SA = Sector
Address
Tables 10 and 11 show the address requirements and
codes. The autoselect command sequence may be
written to an address that is either in the read or
erase-suspend-read mode. The autoselect command
may not be written while the device is actively programming or erasing.
The autoselect command sequence is initiated by first
writing two unlock cycles. This is followed by a third
write cycle that contains the autoselect command. The
device then enters the autoselect mode. The system
may read at any address any number of times without
initiating another autoselect command sequence:
The system must write the reset command to return to
the read mode (or erase-suspend-read mode if the device was previously in Erase Suspend).
Enter SecSi Sector/Exit SecSi Sector
Command Sequence
The SecSi Sector region provides a secured data area
containing an 8-word/16-byte random Electronic Serial
Number (ESN). The system can access the SecSi
Sector region by issuing the three-cycle Enter SecSi
Sector command sequence. The device continues to
access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence
returns the device to normal operation. Tables 10 and
11 show the address and data requirements for both
command sequences. See also “SecSi (Secured Silicon) Sector Flash Memory Region” for further information. Note that the ACC function and unlock bypass
modes are not available when the SecSi Sector is enabled.
Word Program Command Sequence
Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two
unlock write cycles, followed by the program set-up
command. The program address and data are written
next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
controls or timings. The device automatically provides
internally generated program pulses and verifies the
programmed cell margin. Tables 10 and 11 show the
address and data requirements for the word/byte program command sequence, respectively.
When the Embedded Program algorithm is complete,
the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using
DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.
Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the program
operation. The program command sequence should
be reinitiated once the device has returned to the read
mode, to ensure data integrity. Note that the ACC
function and unlock bypass modes are not available
when the SecSi Sector is enabled.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed
from “0” back to a “1.” Attempting to do so may
cause the device to set DQ5 = 1, or cause the DQ7
and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the
data is still “0.” Only erase operations can convert a “0”
to a “1.”
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to program words to the device faster than using the standard program command sequence. The unlock bypass
command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device
then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is
required to program in this mode. The first cycle in this
sequence contains the unlock bypass program command, A0h; the second cycle contains the program
address and data. Additional data is programmed in
the same manner. This mode dispenses with the initial
two unlock cycles required in the standard program
command sequence, resulting in faster total programming time. Tables 10 and 11 show the requirements
for the command sequence.
During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands
are valid. To exit the unlock bypass mode, the system
must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data
90h. The second cycle must contain the data 00h. The
device then returns to the read mode.
November 25, 2003
Write Buffer Programming
Write Buffer Programming allows the system write to a
maximum of 16 words/32 bytes in one programming
operation. This results in faster effective programming
time than the standard programming algorithms. The
Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed
by a third write cycle containing the Write Buffer Load
command written at the Sector Address in which programming will occur. The fourth cycle writes the sector
address and the number of word locations, minus one,
to be programmed. For example, if the system will program 6 unique address locations, then 05h should be
written to the device. This tells the device how many
write buffer addresses will be loaded with data and
therefore when to expect the Program Buffer to Flash
command. The number of locations to program cannot
exceed the size of the write buffer or the operation will
abort.
The fifth cycle writes the first address location and
data to be programmed. The write-buffer-page is selected by address bits AMAX –A 4 . All subsequent add r e s s / d a t a p a i r s m u s t fa l l w i t h i n t h e
selected-write-buffer-page. The system then writes the
remaining address/data pairs into the write buffer.
Write buffer locations may be loaded in any order.
The write-buffer-page address must be the same for
all address/data pairs loaded into the write buffer.
(This means Write Buffer Programming cannot be performed across multiple write-buffer pages. This also
means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts
to load programming data outside of the selected
write-buffer page, the operation will abort.
Note that if a Write Buffer address location is loaded
multiple times, the address/data pair counter will be
decremented for every data load operation. The host
s y s t e m mu s t t h e r e fo r e a c c o u n t for l o a di n g a
write-buffer location more than once. The counter decrements for each data load operation, not for each
unique write-buffer-address location. Note also that if
an address location is loaded more than once into the
buffer, the final data loaded for that address will be
programmed.
Once the specified number of write buffer locations
have been loaded, the system must then write the Program Buffer to Flash command at the sector address.
Any other address and data combination aborts the
Write Buffer Programming operation. The device then
begins programming. Data polling should be used
while monitoring the last address location loaded into
the write buffer. DQ7, DQ6, DQ5, and DQ1 should be
monitored to determine the device status during Write
Buffer Programming.
Am70PDL127BDH/Am70PDL129BDH
95
A D V A N C E
I N F O R M A T I O N
The write-buffer programming operation can be suspended using the standard program suspend/resume
commands. Upon successful completion of the Write
Buffer Programming operation, the device is ready to
execute the next command.
command sequence must be written to reset the device for the next operation. Note that the full 3-cycle
Write-to-Buffer-Abort Reset command sequence is required when using Write-Buffer-Programming features
in Unlock Bypass mode.
The Write Buffer Programming Sequence can be
aborted in the following ways:
Accelerated Program
■ Load a value that is greater than the page buffer
size during the Number of Locations to Program
step.
■ Write to an address in a sector different than the
one specified during the Write-Buffer-Load command.
■ Write an Address/Data pair to a different
write-buffer-page than the one selected by the
Starting Address during the write buffer data loading stage of the operation.
■ Write data other than the Confirm Command after
the specified number of data load cycles.
The abort condition is indicated by DQ1 = 1, DQ7 =
DATA# (for the last address location loaded), DQ6 =
toggle, and DQ5=0. A Write-to-Buffer-Abort Reset
96
The device offers accelerated program operations
through the WP#/ACC pin. When the system asserts
VHH on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then
write the two-cycle Unlock Bypass program command
sequence. The device uses the higher voltage on the
WP#/ACC pin to accelerate the operation. Note that
the WP#/ACC pin must not be at VHH for operations
other than accelerated programming, or device damage may result. In addition, no external pullup is necessary since the WP#/ACC pin has internal pullup to
VCC.
Figure 5 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations
table in the AC Characteristics section for parameters,
and Figure 17 for timing diagrams.
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Write “Write to Buffer”
command and
Sector Address
Part of “Write to Buffer”
Command Sequence
Write number of addresses
to program minus 1(WC)
and Sector Address
Write first address/data
Yes
WC = 0 ?
No
Write to a different
sector address
Abort Write to
Buffer Operation?
Yes
Write to buffer ABORTED.
Must write “Write-to-buffer
Abort Reset” command
sequence to return
to read mode.
No
(Note 1)
Write next address/data pair
WC = WC - 1
Write program buffer to
flash sector address
Notes:
1.
Read DQ7 - DQ0 at
Last Loaded Address
No
2. DQ7 may change simultaneously with DQ5.
Therefore, DQ7 should be verified.
3. If this flowchart location was reached because
DQ5= “1”, then the device FAILED. If this flowchart
location was reached because DQ1= “1”, then the
Write to Buffer operation was ABORTED. In either
case, the proper reset command must be written
before the device can begin another operation. If
DQ1=1, write the
Write-Buffer-Programming-Abort-Reset
command. if DQ5=1, write the Reset command.
Yes
DQ7 = Data?
No
No
DQ1 = 1?
DQ5 = 1?
Yes
Yes
When Sector Address is specified, any address in
the selected sector is acceptable. However, when
loading Write-Buffer address locations with data, all
addresses must fall within the selected Write-Buffer
Page.
4.
See Table 11 for command sequences required for
write buffer programming.
Read DQ7 - DQ0 with
address = Last Loaded
Address
(Note 2)
DQ7 = Data?
Yes
No
(Note 3)
FAIL or ABORT
Figure 4.
November 25, 2003
PASS
Write Buffer Programming Operation
Am70PDL127BDH/Am70PDL129BDH
97
A D V A N C E
I N F O R M A T I O N
Program Suspend/Program Resume
Command Sequence
The Program Suspend command allows the system to
interrupt a programming operation or a Write to Buffer
programming operation so that data can be read from
any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 15
µs maximum (5 µs typical) and updates the status bits.
Addresses are not required when writing the Program
Suspend command.
START
Write Program
Command Sequence
Data Poll
from System
Embedded
Program
algorithm
in progress
Verify Data?
Yes
Increment Address
No
Last Address?
Yes
Programming
Completed
Note: See Table 11 for program command sequence.
Figure 5.
Program Operation
No
After the programming operation has been suspended, the system can read array data from any
non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data
may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from
the SecSi Sector area (One-time Program area), then
user must use the proper command sequences to
enter and exit this region. Note that the SecSi Sector,
autoselect, and CFI functions are unavailable when an
program operation is in progress.
The system may also write the autoselect command
sequence when the device is in the Program Suspend
mode. The system can read as many autoselect codes
as required. When the device exits the autoselect
mode, the device reverts to the Program Suspend
mode, and is ready for another valid operation. See
Autoselect Command Sequence for more information.
After the Program Resume command is written, the
device reverts to programming. The system can determine the status of the program operation using the
DQ7 or DQ6 status bits, just as in the standard program operation. See Write Operation Status for more
information.
The system must write the Program Resume command (address bits are don’t care) to exit the Program
Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be
written after the device has resume programming.
98
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Program Operation
or Write-to-Buffer
Sequence in Progress
Write address/data
XXXh/B0h
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Wait 15 µs
Read data as
required
No
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Yes
Write Program Resume
Command Sequence
Device reverts to
operation prior to
Program Suspend
Figure 6.
Program Suspend/Program Resume
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase
command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional
unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase
algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical
erase. The system is not required to provide any controls or timings during these operations. Tables 10 and
11 show the address and data requirements for the
chip erase command sequence.
November 25, 2003
Any commands written during the chip erase operation
are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be
reinitiated once the device has returned to reading
array data, to ensure data integrity. Note that the
SecSi Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress.
Figure 7 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters,
and Figure 19 section for timing diagrams.
Done
reading?
Write address/data
XXXh/30h
When the Embedded Erase algorithm is complete, the
device returns to the read mode and addresses are no
longer latched. The system can determine the status
of the erase operation by using DQ7, DQ6, or DQ2.
Refer to the Write Operation Status section for information on these status bits.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The sector
erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and
the sector erase command. Tables 10 and 11 show the
address and data requirements for the sector erase
command sequence.
The device does not require the system to preprogram
prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for
an all zero data pattern prior to electrical erase. The
system is not required to provide any controls or timings during these operations.
After the command sequence is written, a sector erase
time-out of 50 µs occurs. During the time-out period,
additional sector addresses and sector erase commands may be written. Loading the sector erase buffer
may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time
between these additional cycles must be less than 50
µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out
may or may not be accepted. It is recommended that
processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can
be re-enabled after the last Sector Erase command is
written. Any command other than Sector Erase or
Erase Suspend during the time-out period resets
the device to the read mode. The system must rewrite the command sequence and any additional addresses and commands. Note that the SecSi Sector,
autoselect, and CFI functions are unavailable when an
erase operation is in progress.
Am70PDL127BDH/Am70PDL129BDH
99
A D V A N C E
I N F O R M A T I O N
The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3:
Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command
sequence.
Erase Suspend/Erase Resume
Commands
When the Embedded Erase algorithm is complete, the
device returns to reading array data and addresses
are no longer latched. The system can determine the
status of the erase operation by reading DQ7, DQ6, or
DQ2 in the erasing sector. Refer to the Write Operation Status section for information on these status bits.
The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read
data from, or program data to, any sector not selected
for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The
Erase Suspend command is ignored if written during
the chip erase operation or Embedded Program
algorithm.
Once the sector erase operation has begun, only the
Erase Suspend command is valid. All other commands are ignored. However, note that a hardware
reset immediately terminates the erase operation. If
that occurs, the sector erase command sequence
should be reinitiated once the device has returned to
reading array data, to ensure data integrity.
When the Erase Suspend command is written during
the sector erase operation, the device requires a maximum of 20 (typical 5 µs) to suspend the erase operation. However, when the Erase Suspend command is
written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.
Figure 7 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations tables in the AC Characteristics section for parameters,
and Figure 19 section for timing diagrams.
After the erase operation has been suspended, the
device enters the erase-suspend-read mode. The system can read data from or program data to any sector
not selected for erasure. (The device “erase suspends” all sectors selected for erasure.) Reading at
any address within erase-suspended sectors produces status information on DQ7–DQ0. The system
can use DQ7, or DQ6 and DQ2 together, to determine
if a sector is actively erasing or is erase-suspended.
Refer to the Write Operation Status section for information on these status bits.
START
Write Erase
Command Sequence
(Notes 1, 2)
Data Poll to Erasing
Bank from System
No
Embedded
Erase
algorithm
in progress
Data = FFh?
Yes
Erasure Completed
Notes:
1. See Tables 10 and 11 for erase command sequence.
2. See the section on DQ3 for information on the sector
erase timer.
Figure 7.
100
After an erase-suspended program operation is complete, the device returns to the erase-suspend-read
mode. The system can determine the status of the
program operation using the DQ7 or DQ6 status bits,
just as in the standard word program operation.
Refer to the Write Operation Status section for more
information.
In the erase-suspend-read mode, the system can also
issue the autoselect command sequence. Refer to the
Autoselect Mode and Autoselect Command Sequence
sections for details.
To resume the sector erase operation, the system
must write the Erase Resume command. The address
of the erase-suspended sector is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command
can be written after the chip has resumed erasing.
Erase Operation
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Command Definitions
Table 9.
Read (Note 5)
Addr
Data
1
RA
RD
First
Second
Third
Fourth
Addr
Data
Addr
Data
Addr
Fifth
Data
Sixth
Addr
Data
Addr
Data
X0E
220C
X0F
2201
PA
PD
WBL
PD
1
XXX
F0
Manufacturer ID
4
555
AA
2AA
55
555
90
X00
0001
Device ID (Note 8)
6
555
AA
2AA
55
555
90
X01
227E
SecSi™ Sector Factory Protect
(Note 9)
4
555
AA
2AA
55
555
90
X03
(Note 10)
Sector Group Protect Verify
(Note 10)
4
555
AA
2AA
55
555
90
(SA)X02
00/01
Enter SecSi Sector Region
3
555
AA
2AA
55
555
88
Exit SecSi Sector Region
4
555
AA
2AA
55
555
90
XXX
00
Program
4
555
AA
2AA
55
555
A0
PA
PD
Write to Buffer (Note 11)
6
555
AA
2AA
55
SA
25
SA
WC
Program Buffer to Flash
1
SA
29
Write to Buffer Abort Reset (Note 12)
3
555
AA
2AA
55
555
F0
Unlock Bypass
3
555
AA
2AA
55
555
20
Unlock Bypass Program (Note 13)
2
XXX
A0
PA
PD
Unlock Bypass Reset (Note 14)
2
XXX
90
XXX
00
Chip Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
555
10
Sector Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
SA
30
Program/Erase Suspend (Note 15)
1
BA
B0
Program/Erase Resume (Note 16)
1
BA
30
CFI Query (Note 17)
1
55
98
Autoselect (Note 7)
Reset (Note 6)
Bus Cycles (Notes 2–5)
Cycles
Command
Sequence
(Note 1)
Command Definitions (x16 Mode)
Legend:
X = Don’t care
RA = Read Address of memory location to be read.
RD = Read Data read from location RA during read operation.
PA = Program Address. Addresses latch on falling edge of WE# or CE#
pulse, whichever happens later.
PD = Program Data for location PA. Data latches on rising edge of WE#
or CE# pulse, whichever happens first.
Notes:
1. See Table 1 for description of bus operations.
2. All values are in hexadecimal.
3. Shaded cells indicate read cycles. All others are write cycles.
4. During unlock and command cycles, when lower address bits are
555 or 2AA as shown in table, address bits above A11 and data
bits above DQ7 are don’t care.
5. No unlock or command cycles required when device is in read
mode.
6. Reset command is required to return to read mode (or to
erase-suspend-read mode if previously in Erase Suspend) when
device is in autoselect mode, or if DQ5 goes high while device is
providing status information.
7. Fourth cycle of the autoselect command sequence is a read
cycle. Data bits DQ15–DQ8 are don’t care. Except for RD, PD
and WC. See Autoselect Command Sequence section for more
information.
8. Device ID must be read in three cycles.
SA = Sector Address of sector to be verified (in autoselect mode) or
erased. Address bits A21–A15 uniquely select any sector.
WBL = Write Buffer Location. Address must be within same write buffer
page as PA.
WC = Word Count. Number of write buffer locations to load minus 1.
9. WP# protects highest address sector, data is 98h for factory
locked and 18h for not factory locked. Data is 00h for an
unprotected sector group and 01h for a protected sector group.
10. Total number of cycles in command sequence is determined by
number of words written to write buffer. Maximum number of
cycles in command sequence is 21.
11. Command sequence resets device for next command after
aborted write-to-buffer operation.
12. Unlock Bypass command is required prior to Unlock Bypass
Program command.
13. Unlock Bypass Reset command is required to return to read
mode when device is in unlock bypass mode.
14. System may read and program in non-erasing sectors, or enter
autoselect mode, when in Erase Suspend mode. Erase Suspend
command is valid only during a sector erase operation.
15. Erase Resume command is valid only during Erase Suspend
mode.
16. Command is valid when device is ready to read array data or when
device is in autoselect mode.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
101
A D V A N C E
I N F O R M A T I O N
WRITE OPERATION STATUS
The device provides several bits to determine the status of a
program or erase operation: DQ2, DQ3, DQ5, DQ6, and
DQ7. Table 12 and the following subsections describe the
function of these bits. DQ7 and DQ6 each offer a method for
determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine
whether an Embedded Program or Erase operation is
in progress or has been completed.
valid data, the data outputs on DQ0–DQ6 may be still
invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.
Table 12 shows the outputs for Data# Polling on DQ7.
Figure 8 shows the Data# Polling algorithm. Figure 20
in the AC Characteristics section shows the Data#
Polling timing diagram.
DQ7: Data# Polling
START
The Data# Polling bit, DQ7, indicates to the host system
whether an Embedded Program or Erase algorithm is in
progress or completed, or whether the device is in Erase
Suspend. Data# Polling is valid after the rising edge of the
final WE# pulse in the command sequence.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to
DQ7. This DQ7 status also applies to programming during
Erase Suspend. When the Embedded Program algorithm is
complete, the device outputs the datum programmed to
DQ7. The system must provide the program address to
read valid status information on DQ7. If a program address
falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to the
read mode.
During the Embedded Erase algorithm, Data# Polling
produces a “0” on DQ7. When the Embedded Erase
algorithm is complete, or if the device enters the Erase
Suspend mode, Data# Polling produces a “1” on DQ7.
The system must provide an address within any of the
sectors selected for erasure to read valid status information on DQ7.
After an erase command sequence is written, if all
sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the
device returns to the read mode. If not all selected
sectors are protected, the Embedded Erase algorithm
erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected
sector, the status may not be valid.
Just prior to the completion of an Embedded Program
or Erase operation, DQ7 may change asynchronously
with DQ0–DQ6 while Output Enable (OE#) is asserted
low. That is, the device may change from providing
status information to valid data on DQ7. Depending on
when the system samples the DQ7 output, it may read
the status or valid data. Even if the device has completed the program or erase operation and DQ7 has
102
Read DQ7–DQ0
Addr = VA
DQ7 = Data?
Yes
No
No
DQ5 = 1?
Yes
Read DQ7–DQ0
Addr = VA
DQ7 = Data?
Yes
No
FAIL
PASS
Notes:
1. VA = Valid address for programming. During a sector
erase operation, a valid address is any sector address
within the sector being erased. During chip erase, a
valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = “1” because
DQ7 may change simultaneously with DQ5.
Figure 8.
Am70PDL127BDH/Am70PDL129BDH
Data# Polling Algorithm
November 25, 2003
A D V A N C E
I N F O R M A T I O N
RY/BY#: Ready/Busy#
The RY/BY# is a dedicated, open-drain output pin
which indicates whether an Embedded Algorithm is in
progress or complete. The RY/BY# status is valid after
the rising edge of the final WE# pulse in the command
sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a
pull-up resistor to VCC.
If the output is low (Busy), the device is actively erasing or programming. (This includes programming in
the Erase Suspend mode.) If the output is high
(Ready), the device is in the read mode, the standby
mode, or in the erase-suspend-read mode. Table 12
shows the outputs for RY/BY#.
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase
Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final
WE# pulse in the command sequence (prior to the
program or erase operation), and during the sector
erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause
DQ6 to toggle. The system may use either OE# or
CE# to control the read cycles. When the operation is
complete, DQ6 stops toggling.
November 25, 2003
After an erase command sequence is written, if all sectors
selected for erasing are protected, DQ6 toggles for approximately 100 µs, then returns to reading array data. If not all
selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.
The system can use DQ6 and DQ2 together to determine
whether a sector is actively erasing or is erase-suspended.
When the device is actively erasing (that is, the Embedded
Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling.
However, the system must also use DQ2 to determine
which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on
DQ7: Data# Polling).
If a program address falls within a protected sector,
DQ6 toggles for approximately 1 µs after the program
command sequence is written, then returns to reading
array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded Program algorithm is complete.
Table 12 shows the outputs for Toggle Bit I on DQ6.
Figure 9 shows the toggle bit algorithm. Figure 21 in
the “AC Characteristics” section shows the toggle bit
timing diagrams. Figure 22 shows the differences between DQ2 and DQ6 in graphical form. See also the
subsection on DQ2: Toggle Bit II.
Am70PDL127BDH/Am70PDL129BDH
103
A D V A N C E
I N F O R M A T I O N
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
START
Read Byte
(DQ7–DQ0)
Address =VA
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and
mode information. Refer to Table 12 to compare outputs for DQ2 and DQ6.
Read Byte
(DQ7–DQ0)
Address =VA
Toggle Bit
= Toggle?
No
Yes
No
Figure 9 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains the
algorithm. See also the RY/BY#: Ready/Busy# subsection. Figure 21 shows the toggle bit timing diagram.
Figure 22 shows the differences between DQ2 and
DQ6 in graphical form.
DQ5 = 1?
Yes
Read Byte Twice
(DQ7–DQ0)
Address = VA
Toggle Bit
= Toggle?
Reading Toggle Bits DQ6/DQ2
No
Yes
Program/Erase
Operation Not
Complete, Write
Reset Command
Program/Erase
Operation Complete
Note: The system should recheck the toggle bit even if
DQ5 = “1” because the toggle bit may stop toggling as DQ5
changes to “1.” See the subsections on DQ6 and DQ2 for
more information.
Figure 9.
Toggle Bit Algorithm
Refer to Figure 9 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to
determine whether a toggle bit is toggling. Typically,
the system would note and store the value of the toggle bit after the first read. After the second read, the
system would compare the new value of the toggle bit
with the first. If the toggle bit is not toggling, the device
has completed the program or erase operation. The
system can read array data on DQ7–DQ0 on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should
then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling
just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the device did not completed the operation successfully, and
the system must write the reset command to return to
reading array data.
The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has
not gone high. The system may continue to monitor
the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform
104
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 9).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program, erase, or
write-to-buffer time has exceeded a specified internal
pulse count limit. Under these conditions DQ5 produces a
“1,” indicating that the program or erase cycle was not successfully completed.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously programmed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the
device halts the operation, and when the timing limit
has been exceeded, DQ5 produces a “1.”
In all these cases, the system must write the reset
command to return the device to the reading the array
(or to erase-suspend-read if the device was previously
in the erase-suspend-program mode).
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out
also applies after each additional sector erase com-
Table 10.
Standard
Mode
Program
Suspend
Mode
Erase
Suspend
Mode
Write-toBuffer
Status
Embedded Program Algorithm
Embedded Erase Algorithm
Program-Suspended
ProgramSector
Suspend
Non-Program
Read
Suspended Sector
Erase-Suspended
EraseSector
Suspend
Non-Erase Suspended
Read
Sector
Erase-Suspend-Program
(Embedded Program)
Busy (Note 3)
Abort (Note 4)
mand. When the time-out period is complete, DQ3
switches from a “0” to a “1.” If the time between additional sector erase commands from the system can be
assumed to be less than 50 µs, the system need not
monitor DQ3. See also the Sector Erase Command
Sequence section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the
device will accept additional sector erase commands.
To ensure the command has been accepted, the system software should check the status of DQ3 prior to
and following each subsequent sector erase command. If DQ3 is high on the second status check, the
last command might not have been accepted.
Table 12 shows the status of DQ3 relative to the other
status bits.
DQ1: Write-to-Buffer Abort
DQ1 indicates whether a Write-to-Buffer operation
was aborted. Under these conditions DQ1 produces a
“1”.
The
system
must
issue
the
Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffer
Write Operation Status
DQ7
(Note 2)
DQ7#
0
1
DQ6
Toggle
Toggle
No toggle
DQ5
(Note 1)
0
0
DQ3
N/A
1
DQ2
(Note 2)
No toggle
Toggle
DQ1
0
N/A
RY/BY#
0
0
Invalid (not allowed)
1
Data
1
0
N/A
Toggle
N/A
Data
1
1
DQ7#
Toggle
0
N/A
N/A
N/A
0
DQ7#
DQ7#
Toggle
Toggle
0
0
N/A
N/A
N/A
N/A
0
1
0
0
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the
maximum timing limits. Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
4. DQ1 switches to ‘1’ when the device has aborted the write-to-buffer operation.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
105
A D V A N C E
I N F O R M A T I O N
ABSOLUTE MAXIMUM RATINGS
Storage Temperature
Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C
Ambient Temperature
with Power Applied. . . . . . . . . . . . . . –65°C to +125°C
Voltage with Respect to Ground
VCC (Note 1) . . . . . . . . . . . . . . . . . –0.5 V to +4.0 V
20 ns
20 ns
+0.8 V
–0.5 V
–2.0 V
VIO . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to +4.0 V
20 ns
A9, OE#, ACC, and RESET#
(Note 2) . . . . . . . . . . . . . . . . . . . . –0.5 V to +12.5 V
Figure 10. Maximum Negative
Overshoot Waveform
All other pins (Note 1) . . . . . . –0.5 V to VCC +0.5 V
Output Short Circuit Current (Note 3) . . . . . . 200 mA
Notes:
1. Minimum DC voltage on input or I/O pins is –0.5 V.
During voltage transitions, input or I/O pins may
overshoot V SS to –2.0 V for periods of up to 20 ns.
Maximum DC voltage on input or I/O pins is VCC +0.5 V.
See Figure 10. During voltage transitions, input or I/O
pins may overshoot to VCC +2.0 V for periods up to 20 ns.
See Figure 11.
2. Minimum DC input voltage on pins A9, OE#, ACC, and
RESET# is –0.5 V. During voltage transitions, A9, OE#,
ACC, and RESET# may overshoot V SS to –2.0 V for
periods of up to 20 ns. See Figure 10. Maximum DC
input voltage on pin A9, OE#, ACC, and RESET# is
+12.5 V which may overshoot to +14.0 V for periods up
to 20 ns.
20 ns
VCC
+2.0 V
VCC
+0.5 V
2.0 V
20 ns
20 ns
Figure 11. Maximum Positive
Overshoot Waveform
3. No more than one output may be shorted to ground at a
time. Duration of the short circuit should not be greater
than one second.
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This
is a stress rating only; functional operation of the device at
these or any other conditions above those indicated in the
operational sections of this data sheet is not implied.
Exposure of the device to absolute maximum rating
conditions for extended periods may affect device reliability.
OPERATING RANGES
ESD
Industrial (I) Devices
Spansion Flash MultiChip memory products are not
tested or guaranteed for any level of ESD immunity on
components not designed and manufactured by FASL
LLC. Please refer to individual MCP product qualification reports for information on how to obtain ESD immunity infor mation from manufacturers of such
components.
Ambient Temperature (TA) . . . . . . . . . –40°C to +85°C
Supply Voltages
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7–3.3 V
VIO (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . 2.7–3.3 V
Notes:
1. Operating ranges define those limits between which the
functionality of the device is guaranteed.
2. See Ordering Information section for valid VCC/VIO range
combinations. The I/Os will not operate at 3 V when VIO =
1.8 V.
106
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
DC CHARACTERISTICS
CMOS Compatible
Parameter
Symbol
Parameter Description
(Notes)
Test Conditions
Min
Typ
Max
Unit
±1.0
µA
ILI
Input Load Current (1)
VIN = VSS to VCC,
VCC = VCC max
ILIT
ACC Input Load Current
VCC = VCC max
35
µA
ILR
Reset Leakage Current
VCC = VCC max; RESET# = 12.5 V
35
µA
ILO
Output Leakage Current
VOUT = VSS to VCC,
VCC = VCC max
±1.0
µA
ICC1
VCC Active Read Current
(2, 3)
CE# = VIL, OE# = VIH,
ICC2
VCC Initial Page Read Current (2, 3)
ICC3
5 MHz
15
20
1 MHz
15
20
CE# = VIL, OE# = VIH
30
50
mA
VCC Intra-Page Read Current (2, 3)
CE# = VIL, OE# = VIH
10
20
mA
ICC4
VCC Active Write Current (3, 4)
CE# = VIL, OE# = VIH
50
60
mA
ICC5
VCC Standby Current (3)
CE#, RESET# = VCC ± 0.3 V,
WP# = VIH
1
5
µA
ICC6
VCC Reset Current (3)
RESET# = VSS ± 0.3 V, WP# = VIH
1
5
µA
ICC7
Automatic Sleep Mode (3, 5)
VIH = VCC ± 0.3 V;
VIL = VSS ± 0.3 V, WP# = VIH
1
5
µA
mA
VIL1
Input Low Voltage 1(6, 7)
–0.5
0.8
V
VIH1
Input High Voltage 1 (6, 7)
1.9
VCC + 0.5
V
VIL2
Input Low Voltage 2 (6, 8)
–0.5
0.3 x VIO
V
VIH2
Input High Voltage 2 (6, 8)
1.9
VIO + 0.5
V
VHH
Voltage for ACC Program
Acceleration
VCC = 2.7 –3.3 V
11.5
12.5
V
VID
Voltage for Autoselect and Temporary
VCC = 2.7 –3.3 V
Sector Unprotect
11.5
12.5
V
VOL
Output Low Voltage (9)
0.15 x VIO
V
VOH1
IOL = 2.0 mA, VCC = VCC min = VIO
Output High Voltage
VOH2
VLKO
IOH = –2.0 mA, VCC = VCC min = VIO
0.85 VIO
V
IOH = –100 µA, VCC = VCC min = VIO
VIO–0.4
V
Low VCC Lock-Out Voltage (10)
2.3
2.5
V
Notes:
1. On the WP#/ACC pin only, the maximum input load current when WP# = VIL is ± 5.0 µA.
2. The ICC current listed is typically less than 2 mA/MHz, with OE# at VIH.
3. Maximum ICC specifications are tested with VCC = VCCmax.
4. ICC active while Embedded Erase or Embedded Program is in progress.
5. Automatic sleep mode enables the low power mode when addresses remain stable for tACC + 30 ns.
6. If VIO < VCC, maximum VIL for CE# and DQ I/Os is 0.3 VIO. If VIO < VCC, minimum VIH for CE# and DQ I/Os is 0.7 VIO. Maximum VIH
for these connections is VIO + 0.3 V.
7. VCC voltage requirements.
8. VIO voltage requirements.
9. Includes RY/BY#
10. Not 100% tested.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
107
A D V A N C E
I N F O R M A T I O N
TEST CONDITIONS
Table 11.
3.3 V
Test Condition
2.7 kΩ
Device
Under
Test
CL
Test Specifications
6.2 kΩ
All Speeds
Output Load
1 TTL gate
Output Load Capacitance, CL
(including jig capacitance)
30
pF
Input Rise and Fall Times
5
ns
0.0–3.0
V
Input timing measurement
reference levels (See Note)
1.5
V
Output timing measurement
reference levels
0.5 VIO
V
Input Pulse Levels
Note: Diodes are IN3064 or equivalent
Figure 12.
Test Setup
Unit
Note: If VIO < VCC, the reference level is 0.5 VIO.
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
OUTPUTS
Steady
Changing from H to L
Changing from L to H
3.0 V
Input
Don’t Care, Any Change Permitted
Changing, State Unknown
Does Not Apply
Center Line is High Impedance State (High Z)
1.5 V
Measurement Level
0.5 VIO V
Output
0.0 V
Note: If VIO < VCC, the input measurement reference level is 0.5 VIO.
Figure 13. Input Waveforms and
Measurement Levels
108
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Read-Only Operations
Parameter
JEDEC
Std. Description
Test Setup
tAVAV
tRC
Read Cycle Time (Note 1)
tAVQV
tACC
Address to Output Delay
tELQV
tCE
Chip Enable to Output Delay
All Speed Options
Unit
Min
110
ns
CE#, OE# = VIL
Max
110
ns
OE# = VIL
Max
110
ns
Max
30
ns
tPACC Page Access Time
tGLQV
tOE
Output Enable to Output Delay
Max
30
ns
tEHQZ
tDF
Chip Enable to Output High Z (Note 1)
Max
16
ns
tGHQZ
tDF
Output Enable to Output High Z (Note 1)
Max
16
ns
tAXQX
tOH
Output Hold Time From Addresses, CE# or OE#,
Whichever Occurs First
Min
0
ns
Read
Min
0
ns
tOEH
Output Enable Hold
Time (Note 1)
Toggle and
Data# Polling
Min
10
ns
Notes:
1. Not 100% tested.
2. See Figure 12 and Table 13 for test specifications.
3. AC Specifications listed are tested with VIO = VCC. Contact AMD for information on AC operation with VIO ≠ VCC.
tRC
Addresses Stable
Addresses
tACC
CE# or CE2#
tRH
tRH
tDF
tOE
OE#
tOEH
WE#
tCE
tOH
HIGH Z
HIGH Z
Valid Data
Data
RESET#
RY/BY#
0V
Figure 14.
November 25, 2003
Read Operation Timings
Am70PDL127BDH/Am70PDL129BDH
109
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Same Page
A21-A2
A1-A0
Aa
tACC
Data Bus
Ab
tPACC
Qa
Ad
Ac
tPACC
Qb
tPACC
Qc
Qd
CE#
OE#
* Figure shows device in word mode. Addresses are A1–A-1 for byte mode.
Figure 15.
110
Page Read Timings
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Hardware Reset (RESET#)
Parameter
JEDEC
Std.
Description
All Speed Options
Unit
tReady
RESET# Pin Low (During Embedded Algorithms)
to Read Mode (See Note)
Max
20
µs
tReady
RESET# Pin Low (NOT During Embedded
Algorithms) to Read Mode (See Note)
Max
500
ns
tRP
RESET# Pulse Width
Min
500
ns
tRH
Reset High Time Before Read (See Note)
Min
50
ns
tRPD
RESET# Low to Standby Mode
Min
20
µs
Notes:
1. Not 100% tested.
2. AC Specifications listed are tested with VIO = VCC. Contact AMD for information on AC operation with VIO ≠ VCC.
RY/BY#
CE# or CE2#, OE#
tRH
RESET#
tRP
tReady
Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms
tReady
RY/BY#
tRB
CE# or CE2#, OE#
RESET#
tRP
Figure 16.
November 25, 2003
Reset Timings
Am70PDL127BDH/Am70PDL129BDH
111
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Erase and Program Operations
Parameter
JEDEC
Std.
Description
All Speed Options
Unit
tAVAV
tWC
Write Cycle Time (Note 1)
Min
110
ns
tAVWL
tAS
Address Setup Time
Min
0
ns
tASO
Address Setup Time to OE# low during toggle bit
polling
Min
15
ns
tAH
Address Hold Time
Min
45
ns
tAHT
Address Hold Time From CE# or OE# high
during toggle bit polling
Min
0
ns
tDVWH
tDS
Data Setup Time
Min
45
ns
tWHDX
tDH
Data Hold Time
Min
0
ns
tOEPH
Output Enable High during toggle bit polling
Min
20
ns
tGHWL
tGHWL
Read Recovery Time Before Write
(OE# High to WE# Low)
Min
0
ns
tELWL
tCS
CE# Setup Time
Min
0
ns
tWHEH
tCH
CE# Hold Time
Min
0
ns
tWLWH
tWP
Write Pulse Width
Min
35
ns
tWHDL
tWPH
Write Pulse Width High
Min
30
ns
Write Buffer Program Operation (Notes 2, 3)
Typ
352
µs
Per Byte
Typ
11
µs
Per Word
Typ
22
µs
Per Byte
Typ
8.8
µs
Per Word
Typ
17.6
µs
100
µs
tWLAX
Effective Write Buffer Program
Operation (Notes 2, 4)
tWHWH1
tWHWH1
Accelerated Effective Write Buffer
Program Operation (Notes 2, 4)
Single Word/Byte Program
Operation (Note 2, 5)
Single Word/Byte Accelerated
Programming Operation (Note 2, 5)
tWHWH2
Byte
Typ
Word
100
Byte
90
Typ
Word
90
µs
tWHWH2
Sector Erase Operation (Note 2)
Typ
0.5
sec
tVHH
VHH Rise and Fall Time (Note 1)
Min
250
ns
tVCS
VCC Setup Time (Note 1)
Min
50
µs
tBUSY
WE# High to RY/BY# Low
Min
110
ns
Notes:
1. Not 100% tested.
2. See the “Erase and Programming Performance” section for more information.
3. For 1–16 words/1–32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. Word/Byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer.
6. AC Specifications listed are tested with VIO = VCC. Contact AMD for information on AC operation with VIO ≠ VCC.
112
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Program Command Sequence (last two cycles)
tAS
tWC
Addresses
Read Status Data (last two cycles)
555h
PA
PA
PA
tAH
CE# or CE2#
tCH
OE#
tWHWH1
tWP
WE#
tWPH
tCS
tDS
tDH
PD
A0h
Data
Status
tBUSY
DOUT
tRB
RY/BY#
VCC
tVCS
Notes:
1. PA = program address, PD = program data, DOUT is the true data at the program address.
2. Illustration shows device in word mode.
Figure 17.
Program Operation Timings
VHH
ACC
VIL or VIH
VIL or VIH
tVHH
tVHH
Figure 18.
November 25, 2003
Accelerated Program Timing Diagram
Am70PDL127BDH/Am70PDL129BDH
113
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Erase Command Sequence (last two cycles)
tAS
tWC
2AAh
Addresses
Read Status Data
VA
SA
VA
555h for chip erase
tAH
CE# or CE2#
tCH
OE#
tWP
WE#
tWPH
tCS
tWHWH2
tDS
tDH
Data
55h
30h
Status
DOUT
10 for Chip Erase
tBUSY
tRB
RY/BY#
tVCS
VCC
Notes:
1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see “Write Operation Status”.
2. Illustration shows device in word mode.
Figure 19.
114
Chip/Sector Erase Operation Timings
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
tRC
Addresses
VA
VA
VA
tACC
tCE
CE# or CE2#
tCH
tOE
OE#
tOEH
tDF
WE#
tOH
High Z
DQ7
Complement
Complement
DQ6–DQ0
Status Data
Status Data
True
Valid Data
High Z
True
Valid Data
tBUSY
RY/BY#
Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data
read cycle.
Figure 20.
November 25, 2003
Data# Polling Timings (During Embedded Algorithms)
Am70PDL127BDH/Am70PDL129BDH
115
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
tAHT
tAS
Addresses
tAHT
tASO
CE# or CE2#
tCEPH
tOEH
WE#
tOEPH
OE#
tDH
DQ6/DQ2
tOE
Valid Data
Valid
Status
Valid
Status
Valid
Status
(first read)
(second read)
(stops toggling)
Valid Data
RY/BY#
Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status
read cycle, and array data read cycle
Figure 21.
Enter
Embedded
Erasing
WE#
Erase
Suspend
Erase
Toggle Bit Timings (During Embedded Algorithms)
Enter Erase
Suspend Program
Erase Suspend
Read
Erase
Suspend
Program
Erase
Resume
Erase Suspend
Read
Erase
Erase
Complete
DQ6
DQ2
Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle
DQ2 and DQ6.
Figure 22.
116
DQ2 vs. DQ6
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Temporary Sector Unprotect
Parameter
JEDEC
Std
Description
tVIDR
VID Rise and Fall Time (See Note)
tRSP
RESET# Setup Time for Temporary Sector
Unprotect
All Speed Options
Unit
Min
500
ns
Min
4
µs
Notes:
1. Not 100% tested.
2. AC Specifications listed are tested with VIO = VCC. Contact AMD for information on AC operation with VIO ≠ VCC.
VID
VID
RESET#
VIL or VIH
VIL or VIH
tVIDR
tVIDR
Program or Erase Command Sequence
CE# or CE2#
WE#
tRSP
tRRB
RY/BY#
Figure 23.
November 25, 2003
Temporary Sector Group Unprotect Timing Diagram
Am70PDL127BDH/Am70PDL129BDH
117
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
VID
VIH
RESET#
SA, A6,
A3, A2,
A1, A0
Valid*
Valid*
Sector Group Protect or Unprotect
Data
60h
60h
Valid*
Verify
40h
Status
Sector Group Protect: 150 µs,
Sector Group Unprotect: 15 ms
1 µs
CE#
WE#
OE#
* For sector group protect, A6:A0 = 0xx0010. For sector group unprotect, A6:A0 = 1xx0010.
Figure 24.
118
Sector Group Protect and Unprotect Timing Diagram
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
AC CHARACTERISTICS
Alternate CE# Controlled Erase and Program Operations
Parameter
JEDEC
Std.
Description
Speed Options
Unit
tAVAV
tWC
Write Cycle Time (Note 1)
Min
110
ns
tAVWL
tAS
Address Setup Time
Min
0
ns
tELAX
tAH
Address Hold Time
Min
45
ns
tDVEH
tDS
Data Setup Time
Min
45
ns
tEHDX
tDH
Data Hold Time
Min
0
ns
tGHEL
tGHEL
Read Recovery Time Before Write
(OE# High to WE# Low)
Min
0
ns
tWLEL
tWS
WE# Setup Time
Min
0
ns
tEHWH
tWH
WE# Hold Time
Min
0
ns
tELEH
tCP
CE# Pulse Width
Min
45
ns
tEHEL
tCPH
CE# Pulse Width High
Min
30
ns
Write Buffer Program Operation (Notes 2, 3)
Typ
352
µs
Effective Write Buffer Program
Operation (Notes 2, 4)
Per Word
Typ
22
Accelerated Effective Write Buffer
Program Operation (Notes 2, 4)
Per Word
tWHWH1
tWHWH2
tWHWH1
µs
µs
µs
Typ
17.6
µs
Single Word/Byte Program
Operation (Note 2, 5)
Word
Typ
100
µs
Single Word/Byte Accelerated
Programming Operation (Note 2,
5)
Word
Typ
90
µs
tWHWH2
Sector Erase Operation (Note 2)
Typ
0.5
sec
tRH
RESET# High Time Before Write
Min
50
ns
Notes:
1. Not 100% tested.
2. See the “Erase and Programming Performance” section for more information.
3. For 1–16 words/1–32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. Word/Byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer.
6. AC Specifications listed are tested with VIO = VCC. Contact AMD for information on AC operation with VIO ≠ VCC.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
119
A D V A N C E
555 for program
2AA for erase
I N F O R M A T I O N
PA for program
SA for sector erase
555 for chip erase
Data# Polling
Addresses
PA
tWC
tAS
tAH
tWH
WE#
tGHEL
OE#
tCP
CE# or CE2#
tWS
tWHWH1 or 2
tCPH
tBUSY
tDS
tDH
DQ7#
Data
tRH
A0 for program
55 for erase
DOUT
PD for program
30 for sector erase
10 for chip erase
RESET#
RY/BY#
Notes:
1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SA = sector address, PD = program data.
3. DQ7# is the complement of the data written to the device. DOUT is the data written to the device.
4. Illustration shows device in word mode.
Figure 25.
120
Alternate CE# Controlled Write (Erase/Program)
Operation Timings
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
ERASE AND PROGRAMMING PERFORMANCE
Parameter
Typ (Note 1)
Max (Note 2)
Unit
Sector Erase Time
0.5
15
sec
Chip Erase Time
32
128
sec
Single Word Program Time (Note 3)
Word
100
TBD
µs
Accelerated Single Word Program Time
(Note 3)
Word
90
TBD
µs
Total Write Buffer Program Time (Note 4)
352
TBD
µs
Effective Write Buffer Program Time (Note 3) Per Word
22
TBD
µs
Total Accelerated Effective Write Buffer
Program Time (Note 4)
282
TBD
µs
17.6
TBD
µs
92
TBD
sec
Effective Accelerated Write Buffer PRogram
Time (Note 4)
Word
Chip Program Time
Comments
Notes:
1. Typical program and erase times assume the following conditions: 25°C, 3.0 V VCC. Programming specifications assume that
all bits are programmed to 00h.
2. Maximum values are measured at VCC = 3.0 V, worst case temperature. Maximum values are valid up to and including 100,000
program/erase cycles.
3. Word programming specification is based upon a single word programming operation not utilizing the write buffer.
4. For 1-16 words programmed in a single write buffer programming operation.
5. Effective write buffer specification is calculated on a per-word basis for a 16-word write buffer operation.
6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
7. System-level overhead is the time required to execute the command sequence(s) for the program command. See Tables 12 and
11 for further information on command definitions.
8. The device has a minimum erase and program cycle endurance of 100,000 cycles.
LATCHUP CHARACTERISTICS
Min
Max
Input voltage with respect to VSS on all pins except I/O pins
(including OE#, and RESET#)
Description
–1.0 V
12.5 V
Input voltage with respect to VSS on all I/O pins
–1.0 V
VCC + 1.0 V
–100 mA
+100 mA
VCC Current
Note: Includes all pins except VCC. Test conditions: VCC = 3.0 V, one pin at a time.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
121
A D V A N C E
I N F O R M A T I O N
PACKAGE PIN CAPACITANCE
Parameter
Symbol
CIN
Parameter Description
Input Capacitance
Test Setup
Typ
Max
Unit
VIN = 0
11
26
pF
VOUT = 0
12
28
pF
COUT
Output Capacitance
CIN2
Control Pin Capacitance
VIN = 0
14
28
pF
CIN3
WP#/ACC Pin Capacitance
VIN = 0
17
20
pF
Notes:
1. Sampled, not 100% tested.
2. Test conditions TA = 25°C, f = 1.0 MHz.
122
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
PHYSICAL DIMENSIONS
FUA093—93-Ball Fine-Pitch Grid Array 13 x 9 mm package
A
D
D1
eD
0.15 C
(2X)
10
9
SE
8
7
7
6
E
E1
5
4
eE
3
2
1
INDEX MARK
PIN A1
CORNER
M
L
K
J
H
G
F
E
D
C B
A
PIN A1
CORNER
B
10
7
TOP VIEW
0.15 C
SD
(2X)
BOTTOM VIEW
0.20 C
A A2
A1
C
0.08 C
SIDE VIEW
6
b
93X
0.15
0.08
M C A B
M C
NOTES:
PACKAGE
FUA 093
JEDEC
13.00 mm x 9.00 mm
PACKAGE
SYMBOL
MIN
NOM
MAX
A
---
---
1.40
A1
0.16
---
---
A2
1.06
---
1.21
NOTE
PROFILE
DIMENSIONING AND TOLERANCING METHODS PER
ASME Y14.5M-1994.
2.
ALL DIMENSIONS ARE IN MILLIMETERS.
3.
BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
BODY SIZE
E
9.00 BSC.
BODY SIZE
D1
8.80 BSC.
MATRIX FOOTPRINT
E1
7.20 BSC.
MATRIX FOOTPRINT
MD
12
MATRIX SIZE D DIRECTION
ME
10
MATRIX SIZE E DIRECTION
n
93
---
e REPRESENTS THE SOLDER BALL GRID PITCH.
5.
SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D"
DIRECTION.
SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE
"E" DIRECTION.
BODY THICKNESS
13.00 BSC.
0.31
4.
BALL HEIGHT
D
φb
1.
N/A
n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS
FOR MATRIX SIZE MD X ME.
6
DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL
DIAMETER IN A PLANE PARALLEL TO DATUM C.
7
SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A
AND B AND DEFINE THE POSITION OF THE CENTER SOLDER
BALL IN THE OUTER ROW.
BALL COUNT
0.41
eE
0.80 BSC.
BALL PITCH
eD
0.80 BSC
BALL PITCH
SD / SE
0.40 BSC.
SOLDER BALL PLACEMENT
A2,A3,A4,A5,A6,A7,A8,A9,C10,D1,D10,
E1,E10,H1,H10,J1,J10,K1,K10
M2,M3,M4,M5,M6,M7,M8,M9
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE
OUTER ROW SD OR SE = 0.000.
BALL DIAMETER
DEPOPULATED SOLDER BALLS
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE
OUTER ROW, SD OR SE = e/2
8.
"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED
BALLS.
9.
N/A
10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK
MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
3300 \ 16-038.21a
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
123
A D V A N C E
I N F O R M A T I O N
REVISION SUMMARY
Revision A (August 7, 2003)
Revision A+3 (November 25, 2003)
Initial release.
Revision A+1 (September 3, 2003)
Connection Diagrams
Corrected ball grid labels for balls K9 and L7–L9 on
both Am70PDL127BDH and Am70PDL129BDH connection diagrams.
Revision A+2 (November 13, 2003)
ESD
SecSi™ (Secured Silicon) Sector Flash Memory
Region
Customer-Lockable Area: Added sector protection figure and changed figure reference in this section from
Figure 1 to Figure 4.
Figure 17, Sector Protection Command Definitions
Corrected number of cycles for SecSi Protection Bit
Status, PPMLB Status, and SPMLB Status from 4 to 5
cycles. For these command sequences, inserted a
cycle before the final read cycle (RD0).
Added ESD disclaimer.
Connection Diagram
Updated pinout.
124
Am70PDL127BDH/Am70PDL129BDH
November 25, 2003
A D V A N C E
I N F O R M A T I O N
Trademarks
Copyright © 2003 Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.
ExpressFlash is a trademark of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
November 25, 2003
Am70PDL127BDH/Am70PDL129BDH
125
Representatives in U.S. and Canada
Sales Offices and Representatives
North America
ALABAMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 2 5 6 ) 8 3 0 - 9 1 9 2
ARIZONA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 6 0 2 ) 24 2 - 4 4 0 0
CALIFORNIA,
Irvine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 4 9 ) 4 5 0 - 7 5 0 0
Sunnyvale . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 4 0 8 ) 7 3 2 - 24 0 0
COLORADO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 3 0 3 ) 74 1 - 2 9 0 0
CONNECTICUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 2 0 3 ) 2 6 4 - 7 8 0 0
FLORIDA,
Clearwater . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 2 7 ) 7 9 3 - 0 0 5 5
Miami (Lakes) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 3 0 5 ) 8 2 0 - 1 1 1 3
GEORGIA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 7 0 ) 8 1 4 - 0 2 2 4
ILLINOIS,
Chicago . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 6 3 0 ) 7 7 3 - 4 4 2 2
MASSACHUSETTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 8 1 ) 2 1 3 - 6 4 0 0
MICHIGAN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 2 4 8 ) 4 7 1 - 6 2 9 4
MINNESOTA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 6 1 2 ) 74 5 - 0 0 0 5
NEW JERSEY,
Chatham . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 7 3 ) 7 0 1 - 1 7 7 7
NEW YORK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 1 6 ) 4 2 5 - 8 0 5 0
NORTH CAROLINA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 1 9 ) 8 4 0 - 8 0 8 0
OREGON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 5 0 3 ) 24 5 - 0 0 8 0
PENNSYLVANIA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 2 1 5 ) 3 4 0 - 1 1 8 7
SOUTH DAKOTA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 6 0 5 ) 69 2 - 5 7 7 7
TEXAS,
Austin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 5 1 2 ) 3 4 6 - 7 8 3 0
Dallas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 7 2 ) 9 8 5 - 1 3 4 4
Houston . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 2 8 1 ) 3 76 - 8 0 8 4
VIRGINIA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 0 3 ) 7 3 6 - 9 5 6 8
International
AUSTRALIA, North Ryde . . . . . . . . . . . . . . . . . . . . . . . T E L ( 6 1 ) 2 - 8 8 - 7 7 7 - 2 2 2
BELGIUM, Antwerpen . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 3 2 ) 3 - 2 4 8 - 4 3 - 0 0
BRAZIL, San Paulo . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 5 5 ) 1 1 - 5 5 0 1 - 2 1 0 5
CHINA,
Beijing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 6 ) 1 0 - 6 5 1 0 - 2 1 8 8
Shanghai . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 6 ) 2 1 - 6 3 5 - 0 0 8 3 8
Shenzhen . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 6 ) 7 5 5 - 24 6 - 1 5 5 0
FINLAND, Helsinki . . . . . . . . . . . . . . . . . . . . . . T E L ( 3 5 8 ) 8 8 1 - 3 1 1 7
FRANCE, Paris . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 3 3 ) - 1 - 4 9 7 5 1 0 1 0
GERMANY,
Bad Homburg . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 4 9 ) - 6 1 7 2 - 9 2 6 7 0
Munich . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 4 9 ) - 8 9 - 4 5 0 5 3 0
HONG KONG, Causeway Bay . . . . . . . . . . . . . . . . . . . T E L ( 8 5 ) 2 - 2 9 5 6 - 0 3 8 8
ITALY, Milan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 3 9 ) - 0 2 - 3 8 1 9 6 1
INDIA, New Delhi . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 9 1 ) 1 1 - 6 2 3 - 8 6 2 0
JAPAN,
Osaka . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 1 ) 6 - 6 2 4 3 - 3 2 5 0
Tokyo . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 1 ) 3 - 3 3 4 6 - 7 6 0 0
KOREA, Seoul . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 2 ) 2 - 3 4 6 8 - 2 6 0 0
RUSSIA, Moscow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TEL(7)-095-795-06-22
SWEDEN, Stockholm . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 4 6 ) 8 - 5 62 - 5 4 0 - 0 0
TAIWAN,Taipei . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 8 8 6 ) 2 - 8 7 7 3 - 1 5 5 5
UNITED KINGDOM,
Frimley . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 4 4 ) 1 2 7 6 - 8 0 3 1 0 0
Haydock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T E L ( 4 4 ) 1 9 4 2 - 2 7 2 8 8 8
Advanced Micro Devices reserves the right to make changes in its product without notice
in order to improve design or performance characteristics.The performance
characteristics listed in this document are guaranteed by specific tests, guard banding,
design and other practices common to the industry. For specific testing details, contact
your local AMD sales representative.The company assumes no responsibility for the use of
any circuits described herein.
© Advanced Micro Devices, Inc. All rights reserved.
AMD, the AMD Arrow logo and combination thereof, are trademarks of
Advanced Micro Devices, Inc. Other product names are for informational purposes only
and may be trademarks of their respective companies.
es
ARIZONA,
Tempe - Centaur . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 4 8 0 ) 8 3 9 - 2 3 2 0
CALIFORNIA,
Calabasas - Centaur . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 8 1 8 ) 8 7 8 - 5 8 0 0
Irvine - Centaur . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 4 9 ) 2 6 1 - 2 1 2 3
San Diego - Centaur. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 8 5 8 ) 2 7 8 - 4 9 5 0
Santa Clara - Fourfront. . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 4 0 8 ) 3 5 0 - 4 8 0 0
CANADA,
Burnaby, B.C. - Davetek Marketing. . . . . . . . . . . . . . . . . . . . ( 6 0 4 ) 4 3 0 - 3 6 8 0
Calgary, Alberta - Davetek Marketing. . . . . . . . . . . . . . . . . ( 4 0 3 ) 2 8 3 - 3 5 7 7
Kanata, Ontario - J-Squared Tech. . . . . . . . . . . . . . . . . . . . ( 6 1 3 ) 5 9 2 - 9 5 4 0
Mississauga, Ontario - J-Squared Tech. . . . . . . . . . . . . . . . . . ( 9 0 5 ) 6 7 2 - 2 0 3 0
St Laurent, Quebec - J-Squared Tech. . . . . . . . . . . . . . . . ( 5 1 4 ) 7 4 7 - 1 2 1 1
COLORADO,
Golden - Compass Marketing . . . . . . . . . . . . . . . . . . . . . . ( 3 0 3 ) 2 7 7 - 0 4 5 6
FLORIDA,
Melbourne - Marathon Technical Sales . . . . . . . . . . . . . . . . ( 3 2 1 ) 7 2 8 - 7 7 0 6
Ft. Lauderdale - Marathon Technical Sales . . . . . . . . . . . . . . ( 9 5 4 ) 5 2 7 - 4 9 4 9
Orlando - Marathon Technical Sales . . . . . . . . . . . . . . . . . . ( 4 0 7 ) 8 7 2 - 5 7 7 5
St. Petersburg - Marathon Technical Sales . . . . . . . . . . . . . . ( 7 2 7 ) 8 9 4 - 3 6 0 3
GEORGIA,
Duluth - Quantum Marketing . . . . . . . . . . . . . . . . . . . . . ( 6 7 8 ) 5 8 4 - 1 1 2 8
ILLINOIS,
Skokie - Industrial Reps, Inc. . . . . . . . . . . . . . . . . . . . . . . . . ( 8 4 7 ) 9 6 7 - 8 4 3 0
INDIANA,
Kokomo - SAI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 6 5 ) 4 5 7 - 7 2 4 1
IOWA,
Cedar Rapids - Lorenz Sales . . . . . . . . . . . . . . . . . . . . . . ( 3 1 9 ) 2 9 4 - 1 0 0 0
KANSAS,
Lenexa - Lorenz Sales . . . . . . . . . . . . . . . . . . . . . . . . . ( 9 1 3 ) 4 6 9 - 1 3 1 2
MASSACHUSETTS,
Burlington - Synergy Associates . . . . . . . . . . . . . . . . . . . . . ( 7 8 1 ) 2 3 8 - 0 8 7 0
MICHIGAN,
Brighton - SAI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 8 1 0 ) 2 2 7 - 0 0 0 7
MINNESOTA,
St. Paul - Cahill, Schmitz & Cahill, Inc. . . . . . . . . . . . . . . . . . ( 6 5 1 ) 69 9 - 0 2 0 0
MISSOURI,
St. Louis - Lorenz Sales . . . . . . . . . . . . . . . . . . . . . . . . . . ( 3 1 4 ) 9 9 7 - 4 5 5 8
NEW JERSEY,
Mt. Laurel - SJ Associates . . . . . . . . . . . . . . . . . . . . . . . . . ( 8 5 6 ) 8 6 6 - 1 2 3 4
NEW YORK,
Buffalo - Nycom, Inc. . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 1 6 ) 7 4 1 - 7 1 1 6
East Syracuse - Nycom, Inc. . . . . . . . . . . . . . . . . . . . . . . ( 3 1 5 ) 4 3 7 - 8 3 4 3
Pittsford - Nycom, Inc. . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 1 6 ) 5 8 6 - 3 6 6 0
Rockville Centre - SJ Associates . . . . . . . . . . . . . . . . . . . . ( 5 1 6 ) 5 3 6 - 4 2 4 2
NORTH CAROLINA,
Raleigh - Quantum Marketing . . . . . . . . . . . . . . . . . . . . . . ( 9 1 9 ) 8 4 6 - 5 7 2 8
OHIO,
Middleburg Hts - Dolfuss Root & Co. . . . . . . . . . . . . . . . . ( 4 4 0 ) 8 1 6 - 1 6 6 0
Powell - Dolfuss Root & Co. . . . . . . . . . . . . . . . . . . . . . . ( 6 1 4 ) 7 8 1 - 0 7 2 5
Vandalia - Dolfuss Root & Co. . . . . . . . . . . . . . . . . . . . . . ( 9 3 7 ) 8 9 8 - 9 6 1 0
Westerville - Dolfuss Root & Co. . . . . . . . . . . . . . . . . . . ( 6 1 4 ) 5 2 3 - 1 9 9 0
OREGON,
Lake Oswego - I Squared, Inc. . . . . . . . . . . . . . . . . . . . . . . ( 5 0 3 ) 6 7 0 - 0 5 5 7
UTAH,
Murray - Front Range Marketing . . . . . . . . . . . . . . . . . . . . ( 8 0 1 ) 2 8 8 - 2 5 0 0
VIRGINIA,
Glen Burnie - Coherent Solution, Inc. . . . . . . . . . . . . . . . . ( 4 1 0 ) 7 6 1 - 2 2 5 5
WASHINGTON,
Kirkland - I Squared, Inc. . . . . . . . . . . . . . . . . . . . . . . . . . . ( 4 2 5 ) 8 2 2 - 9 2 2 0
WISCONSIN,
Pewaukee - Industrial Representatives . . . . . . . . . . . . . . . . ( 2 6 2 ) 5 74 - 9 3 9 3
Representatives in Latin America
ARGENTINA,
Capital Federal Argentina/WW Rep. . . . . . . . . . . . . . . . . . . .54-11)4373-0655
CHILE,
Santiago - LatinRep/WWRep. . . . . . . . . . . . . . . . . . . . . . . . . .(+562)264-0993
COLUMBIA,
Bogota - Dimser. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 5 7 1 ) 4 1 0 - 4 1 8 2
MEXICO,
Guadalajara - LatinRep/WW Rep. . . . . . . . . . . . . . . . . . . . ( 5 2 3 ) 8 1 7 - 3 9 0 0
Mexico City - LatinRep/WW Rep. . . . . . . . . . . . . . . . . . . . ( 5 2 5 ) 7 5 2 - 2 7 2 7
Monterrey - LatinRep/WW Rep. . . . . . . . . . . . . . . . . . . . . ( 5 2 8 ) 3 69 - 6 8 2 8
PUERTO RICO,
Boqueron - Infitronics. . . . . . . . . . . . . . . . . . . . . . . . . . . . ( 7 8 7 ) 8 5 1 - 6 0 0 0
One AMD Place, P.O. Box 3453, Sunnyvale, CA 94088-3453 408-732-2400
TWX 910-339-9280 TELEX 34-6306 800-538-8450 http://www.amd.com
©2003 Advanced Micro Devices, Inc.
01/03
Printed in USA
Similar pages