LM4546 April 29, 2009 AC '97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound General Description Key Specifications The LM4546 is an audio codec for PC systems which is fully PC98 compliant and performs the analog intensive functions of the AC97 Rev 2 architecture. Using 18-bit Sigma-Delta A/ D's and D/A's, the LM4546 provides 90dB of Dynamic Range. The LM4546 was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo A/D's and D/A's and an analog mixer with 2 stereo and 3 mono inputs, each of which has separate gain, attenuation and mute control. The LM4546 also provides National's 3D Sound stereo enhancement. The LM4546 supports variable sample rate conversion as defined in the AC97 Rev2 specification. The sample rate for the A/D and D/A can be programmed separately to convert any rate between 4kHz - 48kHz with a resolution of 1Hz. The AC97 architecture separates the analog and digital functions of the PC audio system allowing both for system design flexibility and increased performance. ■ Analog Mixer Dynamic Range ■ D/A Dynamic Range ■ A/D Dynamic Range 97dB (typ) 89dB (typ) 90dB (typ) Features ■ AC'97 Rev 2 compliant ■ National's 3D Sound circuitry ■ High quality Sample Rate Conversion (SRC) from 4kHz to 48kHz in 1Hz increments ■ Multiple Codec support ■ Advanced power management support ■ Digital 3V and 5V compliant Applications ■ Desktop PC Audio Systems ■ Portable PC Systems ■ Mobile PC Systems Block Diagram 10098501 FIGURE 1. LM4546 Block Diagram © 2009 National Semiconductor Corporation 100985 100985 Version 4 Revision 1 www.national.com Print Date/Time: 2009/04/29 09:52:43 LM4546 AC '97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound OBSOLETE LM4546 TQFP Package Vapor Phase (60 sec.) 215°C Infrared (15 sec.) 220°C See AN-450 "Surface Mounting and their Effects on Product Reliability" for other methods of soldering surface mount devices. Absolute Maximum Ratings (Note 3) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage Storage Temperature Input Voltage ESD Susceptibility (Note 5) pins 27, 28 pin 3 ESD Susceptibility (Note 6) pin 3 Junction Temperature Soldering Information 6.0V −40°C to +150°C −0.3V to VDD +0.3V 2500V 1500V 750V 200V 100V 150°C θJA (typ)—VBH48A 74°C/W Operating Ratings Temperature Range TMIN ≤ TA ≤ TMAX −40°C ≤ TA ≤ 85°C 4.2V ≤ AVDD ≤ 5.5V Analog Supply Range 3.0V ≤ DVDD ≤ 5.5V Digital Supply Range Electrical Characteristics (Notes 1, 3) The following specifications apply for AVDD = 5V, DVDD = 5V, Fs = 48kHz, single codec configuration, unless otherwise noted. Limits apply for TA= 25°C. The reference for 0dB is 1Vrms unless otherwise specified. Symbol Parameter Conditions Typical (Note 7) AVDD Analog Supply Range DVDD Digital Supply Range DIDD Digital Quiescent Power Supply Current DVDD = 5V DVDD = 3.3V Units (Limits) LM4546 Limit (Note 8) 4.2 V (min) 5.5 V (max) 3.0 V (min) 5.5 V (max) 43 mA 20 mA AIDD Analog Quiescent Power Supply Current 53 mA IDSD Digital Shutdown Current 500 µA IASD Analog Shutdown Current 30 µA VREF Reference Voltage PSRR Power Supply Rejection Ratio 2.23 V 40 dB Analog Loopthru Mode THD Dynamic Range (Note 2) CD Input to Line Output, -60dB Input THD +N, A-Weighted Total Harmonic Distortion VO = -3dB, f = 1kHz, RL = 10kΩ 97 90 dB (min) 0.01 0.02 % (max) Analog Input Section VIN Line Input Voltage 1 Vrms Mic Input with 20dB Gain 0.1 Vrms Mic Input with 0dB Gain 1 Vrms -95 dB Xtalk Crosstalk CD Left to Right ZIN Input Impedance(Note 2) 40 CIN Input Capacitance 15 pF CD Left to Right 0.01 dB Step Size 0dB to 22.5dB 1.5 dB AS Step Size +12dB to -34.5dB 1.5 dB AM Mute Attenuation 86 dB Interchannel Gain Mismatch 10 kΩ (min) Record Gain Amplifier - A/D AS Mixer Section Analog to Digital Converters www.national.com 2 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 Parameter Conditions Typical (Note 7) Resolution Units (Limits) LM4546 Limit (Note 8) 18 Dynamic Range (Note 2) -60dB Input THD+N, A-Weighted 90 Frequency Response -1dB Bandwidth 20 Bits 86 dB (min) kHz Digital to Analog Converters Resolution THD 18 Dynamic Range (Note 2) -60dB Input THD+N, A-Weighted Total Harmonic Distortion VIN = -3dB, f=1kHz, RL = 10kΩ Frequency Response 89 dB (min) 0.01 % 20 - 21k Hz Group Delay (Note 2) DT Bits 85 2 mS (max) Out of Band Energy -40 dB Stop Band Rejection 70 dB Discrete Tones -96 dB Digital I/O (Note 2) VIL Low level input voltage 0.30 x DVDD V (max) VHI High level input voltage 0.40 x DVDD V (min) VOH High level output voltage 0.50 x DVDD V (min) VOL Low level output voltage 0.20 x DVDD V (max) IL Input Leakage Current AC Link inputs ±10 µA IL Tri state Leakage Current High impedance AC Link outputs ±10 µA IDR Output drive current AC Link outputs 5 mA 12.288 MHz 81.4 nS Digital Timing Specifications (Note 2) FBC BIT_CLK frequency TBCP BIT_CLK period TCH BIT_CLK high FSYNC SYNC frequency TSP SYNC period TSH TSL TSETUP Setup Time SDATA_IN, SDATA_OUT to falling edge of BIT_CLK 15 nS (min) THOLD Hold Time Hold time of SDATA_IN, SDATA_OUT from falling edge of BIT_CLK 5 nS (min) TRISE Rise Time BIT_CLK, SYNC, SDATA_IN or SDATA_OUT 6 nS (max) TFALL Fall Time BIT_CLK, SYNC, SDATA_IN or SDATA_OUT 6 nS (max) TRST_LOW RESET# active low pulse width For cold reset 1.0 µS (min) TRST2CLK RESET# inactive to BIT_CLK start up For cold reset 162.8 nS (min) TSH SYNC active high pulse width For warm reset TSYNC2CLK SYNC inactive to BIT_CLK start up For warm reset 162.8 nS (min) TSU2RST Setup to trailing edge of RESET# For ATE Test Mode 15 nS (min) TRST2HZ Rising edge of RESET# to Hi-Z For ATE Test Mode 25 nS (max) Variation of BIT_CLK period from 50% duty cycle ±20 % (max) 48 kHz 20.8 µS SYNC high pulse width 1.3 µS SYNC low pulse width 19.5 µS 3 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 1.3 µS www.national.com LM4546 Symbol LM4546 Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified. Note 2: These specifications are guaranteed by design and characterization; they are not production tested. Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance. Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature TA. The maximum allowable power dissipation is PDMAX = (TJMAX–TA)/θJA or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4546, TJMAX = 150°C. The typical junction-to-ambient thermal resistance is 74°C/W for package number VBH48A. Note 5: Human body model, 100 pF discharged through a 1.5 kΩ resistor. Note 6: Machine Model, 220 pF–240 pF discharged through all pins. Note 7: Typicals are measured at 25°C and represent the parametric norm. Note 8: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level). www.national.com 4 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 LM4546 Timing Diagrams Clocks 10098510 Data Setup and Hold 10098511 Digital Rise and Fall 10098512 Cold Reset 10098513 Warm Reset 10098514 5 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 Typical Application 10098503 FIGURE 2. LM4546 Typical Application Circuit www.national.com 6 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 LM4546 Connection Diagram 10098502 Top View Order Number LM4546VH See NS Package Number VBH48A Pin Descriptions Analog I/O Functional Description Name Pin I/O PC_BEEP 12 I This is a mono input which gets summed into the stereo line output after the National 3D Sound block. The PC_BEEP level can be adjusted from 0dB to −45dB in 3dB steps, or muted, via register 0Ah. PHONE 13 I This is a mono input which gets summed into the stereo line output after the National 3D Sound block. The PHONE level can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 0Ch. I This line level input can be routed through the input mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of CD_L signal mixed in the left output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 12h. CD_L 18 7 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 Functional Description Name Pin I/O CD_GND 19 I This input can be used to reject common mode signals on the CD_L and CD_R inputs. CD_GND is an AC ground point and not a DC ground point. This input must be AC-coupled to the source signal's ground. I This line level input can be routed through the input mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of CD_R signal mixed in the right output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 12h. I Either MIC1 or MIC2 can be selected via software and routed through the input mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 0Eh. I Either MIC1 or MIC2 can be selected via software and routed through the input mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixed in the output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 0Eh. I This line level input can be routed through the input mux and recorded by the left ADC. In addition, this analog input gets summed into the left output stream. The amount of LINE_IN_L signal mixed in the left output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 10h. CD_R MIC1 MIC2 LINE_IN_L 20 21 22 23 LINE_IN_R 24 I This line level input can be routed through the input mux and recorded by the right ADC. In addition, this analog input gets summed into the right output stream. The amount of LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps as well as muted via register 10h. LINE_OUT_L 35 O This is a post-mixed output for the left audio channel. The level of this output can be adjusted from 0dB to −45dB in 1.5dB steps as well as muted via register 02h. LINE_OUT_R 36 O This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to −45dB in 1.5dB steps as well as muted via register 02h. MONO_OUT 37 O This line level output can be switched between outputting the post-mixed combined left and right outputs or the mic signal. The level of this output can be adjusted from 0dB to −45dB in 1.5dB steps as well as muted via register 06h. www.national.com 8 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 LM4546 Digital I/O and Clocking Name Pin I/O Functional Description XTL_IN 2 I 24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a crystal, a 1MΩ resistor must be connected across pins 2 and 3. XTL_OUT 3 O 24.576 MHz crystal output. When operating from a crystal, a 1MΩ resistor must be connected across pins 2 and 3. SDATA_OUT 5 I This data stream contains both control data and DAC audio data. This input is sampled by the LM4546 on the falling edge of BIT_CLK. BIT_CLK 6 I/O OUTPUT when in Primary Codec Mode: This pin outputs a 12.288 MHz clock which is derived (internally divided by two) from the 24.576MHz crystal input (XTL_IN). INPUT when in Secondary Codec Mode (Multiple Codec configurations only): 12.288MHz clock is to be supplied from an external source, such as from the BIT_CLK of a Primary Codec. SDATA_IN 8 O This data stream contains both status data and ADC audio data. This output is clocked out by the LM4546 on the rising edge of BIT_CLK. SYNC 10 I 48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT serial streams. SYNC must be synchronous to BIT_CLK. RESET# 11 I This active low signal causes a hardware reset which returns the control registers to their default conditions. I ID0 and ID1 set the codec address for multiple codec use where ID0 is the LSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Master Codec setting (same as connecting both pins to GND). These pins are of the same polarity as their internal ID0, ID1 registers. If pin 45 is connected to GND, then ID0 will be set to "0" internally. Connection to DVdd corresponds to a "1" internally. I ID0 and ID1 set the codec address for multiple codec use where ID1 is the MSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Master Codec setting (same as connecting both pins to GND). These pins are of the same polarity as their internal ID0, ID1 registers. If pin46 is connected to GND, then ID1 will be set to "0" internally. Connection to DVdd corresponds to a "1" internally. ID0 ID1 45 46 Power Supplies and References Name Pin I/O AVDD 25 I Analog supply. AVSS 26 I Analog ground. DVDD 1,9 I Digital supply. DVSS 4,7 I Digital ground. VREF 27 O Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin should be done with short traces to maximize performance. VREFOUT 28 O Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a microphone. AFILT1 29 O This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted - it will not affect performance. AFILT2 30 O This pin is not used and should be left open (NC). However, a capacitor to ground on this pin is permitted - it will not affect performance. O These pins are used to complete the National 3D Sound circuit. Connect a 0.022µF capacitor between pins 3DP and 3DN. The National 3D Sound can be turned on and off via bit D13 in control register 20h. This is a fixed-depth type stereo enhance circuit, thus writing to register 22h has no effect. If National 3D Sound is not needed, then these pins should be left as no connect (NC). 3DP, 3DN 33,34 Functional Description 9 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 Typical Performance Characteristics ADC Noise Floor DAC Noise Floor 10098515 ADC Frequency Response Analog Loopthru Noise Floor 10098516 DAC Frequency Response 10098519 www.national.com 10098520 10 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 10098518 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 POP X Record Select Record Gain Reserved General Purpose 3D Control (3D is fixed depth) 1Ah 1Ch 1Eh 20h 22h ID1 X SR15 SR15 - - Extended Audio ID Extended Audio Status/Control PCM Front DAC Rate PCM ADC Rate Vendor Reserved Vendor Reserved Vendor ID1 Vendor ID2 28h 2Ah 2Ch 32h 5Ah 7Ah 7Ch 7Eh 0 0 X 26h X Reserved Powerdown Ctrl/Stat 24h X Mute X Mute Mute CD Volume Mute PCM Out Vol Line In Volume 10h Mute Mute 18h Mic Volume 0Eh Mute 12h Phone Volume 0Ch X Reserved PC_BEEP Volume 06h 08h Mute Master Volume Mono 0Ah Mute Master Volume 02h X Reset 00h D15 Name REG LM4546 Register Map 1 1 - - SR14 SR14 X ID0 PR6 X X X X X X X X X X X X X X X 0 D14 0 0 - - SR13 SR13 X X PR5 X X 3D X X X X X X X X X X X X 0 D13 0 0 - - SR12 SR12 X X PR4 X X X X X X GL4 GL4 GL4 X X X X X ML4 0 D12 0 1 - - SR11 SR11 X X PR3 X X X X GL3 X GL3 GL3 GL3 X X X X X ML3 1 D11 0 1 - - SR10 SR10 X X PR2 X X X X GL2 SL2 GL2 GL2 GL2 X X X X X ML2 1 D10 1 1 - - SR9 SR9 X X PR1 X X MIX X GL1 SL1 GL1 GL1 GL1 X X X X X ML1 0 D9 1 0 - - SR8 SR8 X 0 PR0 X X MS X GL0 SL0 GL0 GL0 GL0 X X X X X ML0 1 D8 0 0 - - SR7 SR7 X 0 X X X LPBK X X X X X X X X X X X X 0 D7 0 1 - - SR6 SR6 X 0 X X X X X X X X X X 20dB X X X X X 1 D6 0 0 - - SR5 SR5 X X X X X X X X X X X X X X X X X X 0 D5 0 1 - - SR4 SR4 X X X X X X X X X GR4 GR4 GR4 GN4 GN4 PV3 X MM4 MR4 1 D4 0 0 - - SR3 SR3 X 0 REF X X X X GR3 X GR3 GR3 GR3 GN3 GN3 PV2 X MM3 MR3 0 D3 0 0 - - SR2 SR2 X X ANL X X X X GR2 SR2 GR2 GR2 GR2 GN2 GN2 PV1 X MM2 MR2 0 D2 0 1 - - SR1 SR1 X 0 DAC X X X X GR1 SR1 GR1 GR1 GR1 GN1 GN1 PV0 X MM1 MR1 0 D1 0 1 - - SR0 SR0 VRA 1 ADC X X X X GR0 SR0 GR0 GR0 GR0 GN0 GN0 X X MM0 MR0 0 D0 4300h 4E53h - - BB80h BB80h XXX0h X001h na X 0000h 0000h 0000h 8000h 0000h 8808h 8808h 8808h 8008h 8008h 0000h X 8000h 8008h 0d50h Default LM4546 11 www.national.com LM4546 Application Information AC Link Serial Interface Protocol 10098504 FIGURE 3. AC 97 Bidirectional Audio Frame 10098506 FIGURE 4. AC Link Audio Output Frame AC Link Output Frame: SDATA_OUT (output from controller, input to LM4546) The audio output frame (output from AC '97 Controller) contains control and PCM data targeted for the LM4546 control registers and stereo DAC. The Tag slot, slot 0, contains 16 bits that tell the AC Link interface circuitry on the LM4546 the validity of the following data slots. A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the next rising edge of BIT_CLK, the AC '97 Controller drives SDATA_OUT with the first bit of slot 0. The LM4546 samples SDATA_OUT on the falling edge of BIT_CLK. The AC '97 Controller will continue outputting the SDATA_OUT stream on each successive rising edge of BIT_CLK. 10098505 FIGURE 5. Start of Audio Output Frame SDATA_OUT Slot 0: Tag Phase The first bit of slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current data frame contains at least one slot of valid data and the LM4546 will further sample the next four bits to determine which frames do in fact have valid data. Valid slots are signified by a 1 in their respective slot bit position. www.national.com 12 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 Description Comment 15 Valid Frame 1 = This frame has valid data. 14 Control register 1 = Control Address is valid. address 13 Control register data 1 = Control Data is valid. 12 Left Playback PCM Data 1 = Left PCM Data is valid. 11 AC '97 controller. If the current operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros. Bits Description Comment 19:4 Control Register Write Data Set bits to "0" if read operation 3:0 Reserved Set to "0" SDATA_OUT Slot 3: PCM Playback Left Channel Slot 3 is a 20 bit field used to transmit data intended for the left DAC on the LM4546. Any unused bits should be padded with zeros. The LM4546 DACs have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream. Right Playback 1 = Right PCM Data is valid. PCM Data SDATA_OUT Slot 1: Control Address Slot 1 is used both to write to the LM4546 registers as well as read back a register's current value. The MSB of Slot 1 (bit 19) signifies whether the current control operation is a read or a write. Bits 18 through 12 are used to specify the register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC'97 controller. Bits Description Comment 19:0 PCM Audio Data for Left DAC Set unused bits to "0" SDATA_OUT Slot 4: PCM Playback Right Channel Slot 4 is a 20 bit field used to transmit data intended for the right DAC on the LM4546. Any unused bits should be padded with zeros. The LM4546 DACs have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream. Bits Description Comment 19 Read/Write 1 = Read, 0 = Write Bits Description Comment 18:12 Control Register Identifies the Control Register 11:0 Reserved Set to "0" 19:0 PCM Audio Data for Right DAC Set unused bits to "0" SDATA_OUT Slot 2: Control Data Slot 2 is used to transmit 16 bit control data to the LM4546 in the event that the current operation is a write operation. The least significant four bits should be stuffed with zeros by the SDATA_OUT Slots 5-12: Reserved Set these SDATA_OUT slots to "0" as they are not currently implemented and are reserved for future use. 10098508 FIGURE 6. AC Link Audio Input Frame AC Link Input Frame: SDATA_IN (input to controller, output from LM4546) The audio input frame (input to the AC '97 Digital Controller) contains status and PCM data from the LM4546 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits that tell the AC '97 Digital Controller whether the LM4546 is ready and the validity of data from certain device subsections. A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the next rising edge of BIT_CLK, the LM4546 drives SDATA_IN with the first bit of slot 0. The Digital Controller samples SDATA_IN on the falling edge of BIT_CLK. The LM4546 will continue outputting the SDATA_IN stream on each successive rising edge of BIT_CLK. The LM4546 outputs data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0" 's by the LM4546. SDATA_IN Slot 0: Codec Status Bits The first bit of SDATA_IN Slot 0 (bit 15) indicates when the Codec is ready. The digital controller must probe further to see which other subsections are ready. 13 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 Bit LM4546 Bits Description 19:4 Control Register Read Data 3:0 Reserved Comment Stuffed with "0" 's SDATA_IN Slot 3: PCM Record Left Channel This slot contains the left ADC sample data. The signal to be digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the left ADC. This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros. 10098507 FIGURE 7. Start of Audio Input Frame Bit Description Comment 15 Codec Ready Bit 0=Not Ready, 1=Ready 14 Slot 1 data valid Status Address is valid 13 Slot 2 data valid Status Data is valid 12 Slot 3 data valid Left Audio PCM Data is valid 11 Slot 4 data valid SDATA_IN Slot 1: Status Address / Slot Request Bits This slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SDATA_OUT frame, slot 1. Bits 11 and 10 are slot request bits that support Sample Rate Conversion (SRC) functionality. If bit 11 is set to 0, then the controller should respond with a valid PCM left sample in slot 3 of the next frame. If bit 10 is set to 0, then the controller should respond with a valid PCM right sample in slot 4 of the next frame. If bits 11 or 10 are set to 1, the controller should not send data in the next frame. Bits 9 through 2 are unused. Bits 1 and 0 are reserved and should be set to 0. Description Comment 19 Reserved Stuffed with "0" 18:12 Control Register Index Echo of Control Register for which data is being returned. 11 0 = Controller should send valid slot 3 data in the next Slot 3 Request frame, 1 = Controller should bit (PCM left) not send slot 3 data in the next frame 10 0 = Controller should send valid slot 4 data in the next Slot 4 Request frame, 1 = Controller should bit (PCM right) not send slot 4 data in the next frame 9:2 Other Slot Request bits Unused 1,0 Reserved Stuff with "0" Comment 19:2 18 bit audio sample from left ADC 1:0 Reserved Stuffed with "0"'s Bits Description Comment 19:2 PCM Record Right Channel data 18 bit audio sample from right ADC 1:0 Reserved Stuffed with "0"'s SDATA_IN Slots 5-12: Reserved These SDATA_IN slots are set to "0" as they are reserved for future use. AC Link Low Power Mode 10098509 FIGURE 8. AC Link Powerdown Timing Register Descriptions Reset Register (00h) Writing any value to this register causes a register reset which changes all of the registers back to their default values. If this register is read, the LM4546 will return a value of 0D50h indicating that National 3D Sound is implemented and 18bit data is supported by both the ADCs and DACs. Master Volume Registers (02h, 06h) These two registers allow the output levels from LINE_OUT, and MONO_OUT to be attenuated or muted. There are 6-bits of volume control, plus one mute bit. It is a 5-bit volume range, where each step is nominally 1.5dB and each output can be SDATA_IN Slot 2: Status Data The slot returns the control register data. The data returned was initiated by a read request in the previous SDATA_OUT frame, slot 1. www.national.com Description PCM Record Left Channel data SDATA_IN Slot 4: PCM Record Right Channel This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the right ADC. This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros. Right Audio PCM Data is valid Bits Bits 14 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 SR2:SR0 Right Record Source 3 not used Function 4 Line In (R) 00 0000 0dB attenuation 5 Stereo Mix (R) 01 1111 46.5dB attenuation 6 Mono Mix (R) 0 1X XXXX 46.5dB attenuation 7 Phone 1 XX XXXX mute Mute Mx5:Mx0 0 0 LM4546 individually muted by either setting the most significant bit (Mx5), and/or the mute bit (D15) to "1." Record (Input) Gain Register (1Ch) This registers controls the Record (Input) Gain level for the stereo input selected via the Record Select Control Register (1Ah). The gain can be programmed from 0dB to +22.5dB in 1.5dB steps. The level for the left and right channel can be individually controlled. The input can also be muted by setting the MSB to 1. Default: 8000h PC Beep Register (0Ah) This register controls the level of the PC_BEEP input. The PC_BEEP can be both attenuated and muted via register 0Ah. Step size is nominally 3dB. The signal present after the attenuation and mute block is summed into both the left and right channels. Mute Gx3:Gx0 Function Mute PV3:0 Function 0 1111 22.5dB gain 0 0000 0dB attenuation 0 0000 0dB gain 1 XXXX mute 0 1111 45dB attenuation 1 XXXX mute Default: 8000h Default: 0000h General Purpose Register (20h) This register controls many miscellaneous functions implemented on the LM4546. The miscellaneous functions include POP which allows the PCM to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO_OUT source, MS which selects the microphone mux source, and LPBK which connects the output of the stereo ADC to the input of the stereo DAC. LPBK provides a digital loopthru path when enabled. Mixer Input Volume Registers (Index 0Ch - 12h, 18h) These registers set the input volume levels including mute. Each volume control is 5 bit which provides from a range of +12dB gain to 34.5dB attenuation in 1.5dB steps. For stereo ports, the left and right levels can be independently set. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1. BIT Function POP PCM out path and mute, 0 = pre 3D, 1 = post 3D Mute Gx4:Gx0 Function 0 00000 +12dB gain 0 01000 0dB gain 3D National 3D Sound on / off 1 = on MIX Mono output select 0 = Mix, 1 = Mic MS Mic select 0 = Mic1 1 = Mic2 LPBK ADC/DAC loopback 0 11111 34.5dB attenuation 1 XXXXX mute Default: 8008h (mono regs.), 8808h (stereo regs.) Powerdown Control / Status Register (26h) This read/write register is used to monitor subsystem readiness and also to program the LM4546 powerdown states. The lower half of this register is read only with a "1", indicating the subsection is ready. Writing to the lower 8 bits will have no effect. When the AC Link "Codec Ready" indicator bit (SDATA_IN slot 0, bit 15) is a "1", it indicates that the AC Link and AC '97 registers are in a fully operational state. The AC '97 Controller must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready. Record Select Register (1Ah) This register independently controls the source for the right and left channel which will be recorded by the stereo ADC. The default value is 0000h which corresponds to Mic in. SL2:SL0 Left Record Source 0 Mic 1 CD In (L) 2 not used 3 not used 4 Line In (L) BIT Function 5 Stereo Mix (L) REF Vref's up to nominal level 6 Mono Mix (L) ANL Analog mixers ready 7 Phone DAC DAC section ready to accept data SR2:SR0 Right Record Source ADC ADC section ready to transmit data 0 Mic 1 CD In (R) 2 not used Supported powerdown modes. 15 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 BIT Function BIT Function PRO PCM in ADC's and Input Mux powerdown PR5 Internal Clk disable PR1 PCM out DAC's powerdown PR6 not used PR2 Analog Mixer powerdown (VREF still on) PR3 Analog Mixer powerdown (VREF off) PR4 Digital Interface (AC Link) powerdown (external clk off) Extended Audio ID Register (28h) This read only register identifies which AC97 Extended Audio features are supported. The LM4546 provides for VRA (Variable Rate Audio) and Multiple Codec support. VRA is indicated by a "1" in the LSB of register 28h. The two MSB's, ID1 and ID0, show the current codec configuration as connected via external pins 45 and 46. Pin46 (ID1) Pin45 (ID0) Reg 28h ID1 Reg 28h ID0 NC (not connected) NC (not connected) 0 0 GND GND 0 0 Primary GND DVdd 0 1 Secondary 1 DVdd GND 1 0 Secondary 2 DVdd DVdd 1 1 Secondary 3 VRA Primary list of the most common sample rates and their corresponding register values. Extended Audio Status/Control Register (2Ah) This read/write register provides status and control of the Variable Sample Rate function. Setting the LSB of this register to "1" enables Variable Rate Audio (VRA) mode and allows DAC and ADC sample rates to be programmed via registers 2Ch and 32h. BIT Codec Mode SR15:SR0 Sample Rate (Hz) 1F40h 8000 2B11h 11025 Function 3E80h 16000 0 = VRA off (48kHz fixed), 1 = VRA on 5622h 22050 AC44h 44100 BB80h 48000 Sample Rate Control Registers (2Ch, 32h) These read/write registers are used to set the sample rate for the left and right channels of the DAC (2Ch) and the ADC (32h). When Variable Rate Audio is enabled via bit-0 of Register 2Ah, the sample rates can be programmed, in 1Hz increments, to be any value from 4kHz to 48kHz. Below is a www.national.com Reserved Registers Do not write to these registers as they are reserved. 16 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 LM4546 Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead , TQFP, 7 X 7 X 1.4mm, JEDEC (M) Order Number LM4546VH NS Package Number VBH48A 17 100985 Version 4 Revision 1 Print Date/Time: 2009/04/29 09:52:43 www.national.com LM4546 AC '97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound Notes For more National Semiconductor product information and proven design tools, visit the following Web sites at: Products Design Support Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench Audio www.national.com/audio App Notes www.national.com/appnotes Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns Data Converters www.national.com/adc Samples www.national.com/samples Interface www.national.com/interface Eval Boards www.national.com/evalboards LVDS www.national.com/lvds Packaging www.national.com/packaging Power Management www.national.com/power Green Compliance www.national.com/quality/green Switching Regulators www.national.com/switchers Distributors www.national.com/contacts LDOs www.national.com/ldo Quality and Reliability www.national.com/quality LED Lighting www.national.com/led Feedback/Support www.national.com/feedback Voltage Reference www.national.com/vref Design Made Easy www.national.com/easy PowerWise® Solutions www.national.com/powerwise Solutions www.national.com/solutions Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic Wireless (PLL/VCO) www.national.com/wireless Analog University® www.national.com/AU THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. Copyright© 2009 National Semiconductor Corporation For the most current product information visit us at www.national.com National Semiconductor Americas Technical Support Center Email: [email protected] www.national.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: [email protected] 100985 Version 4 Revision 1 National Semiconductor Asia Pacific Technical Support Center Email: [email protected] Print Date/Time: 2009/04/29 09:52:43 National Semiconductor Japan Technical Support Center Email: [email protected]