AMD RS780 ASIC Family Register Reference Guide

AMD 780G Family
Register Reference Guide
For RS780, RS780C, RS780D, RS780E,
RS780M, RS780MC, and RX781
Technical Reference Manual
Rev. 1.01
P/N: 43451_rs780_rrg_pub_1.01
© 2009 Advanced Micro Devices, Inc.
Trademarks
AMD, the AMD Arrow logo, AMD Athlon, ATI, Mobility, PowerPlay, CrossFire, Radeon, and combinations thereof, are trademarks of Advanced Micro Devices, Inc.
HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.
Microsoft and Windows are registered trademarks of Microsoft Corporation.
Other product names used in this publication are for identification purposes only and may be trademarks of their
respective companies.
Disclaimer
The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect
to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice.
No license, whether express, implied, arising by estoppel, or otherwise, to any intellectual property rights are granted by this publication. Except as set forth in AMD's Standard
Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the
implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.
AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications
intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or
environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.
© 2009 Advanced Micro Devices, Inc. All rights reserved.
Table of Contents
Chapter 1: Introduction
1.1 About This Manual ................................................................................................................................................................................1-1
1.2 Nomenclature and Conventions ..........................................................................................................................................................1-1
1.2.1
Numeric Representations .....................................................................................................................................................1-1
1.2.2
Register Description ..............................................................................................................................................................1-2
Chapter 2: Register Descriptions
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
Northbridge Configuration Registers .................................................................................................................................................2-1
PCIE Configuration Registers ...........................................................................................................................................................2-33
APC Configuration Registers ............................................................................................................................................................2-56
Clock Configuration Registers ..........................................................................................................................................................2-64
Graphics Controller Registers............................................................................................................................................................2-78
Power Management Registers ...........................................................................................................................................................2-99
Bus Interface Registers .....................................................................................................................................................................2-100
Video Graphics Array (VGA) Registers ........................................................................................................................................2-101
2.8.1
VGA Control/Status Registers ........................................................................................................................................2-101
2.8.2
VGA DAC Control Registers ..........................................................................................................................................2-103
2.8.3
VGA Sequencer Registers ...............................................................................................................................................2-104
2.8.4
VGA CRT Registers .........................................................................................................................................................2-106
2.8.5
VGA Graphics Registers ..................................................................................................................................................2-114
2.8.6
VGA Attribute Registers ..................................................................................................................................................2-116
2.9 Display Clock Control Registers .....................................................................................................................................................2-122
2.9.1
Primary Display Graphics Control Registers................................................................................................................2-122
2.9.2
Primary Display Video Overlay Control Registers .....................................................................................................2-128
2.9.3
Primary Display Video Overlay Transform Registers ................................................................................................2-133
2.9.4
Primary Display Video Overlay Gamma Correction Registers .................................................................................2-136
2.9.5
Primary Display Graphics and Overlay Blending Registers ......................................................................................2-140
2.9.6
Primary Display Color Matrix Transform Registers ...................................................................................................2-143
2.9.7
Primary Display Subsampling Registers .......................................................................................................................2-147
2.9.8
Primary Display Realtime Overlay Registers ...............................................................................................................2-148
2.9.9
Primary Display Hardware Cursor Registers ................................................................................................................2-149
2.9.10 Primary Display Hardware Icon Registers ....................................................................................................................2-152
2.9.11 Primary Display Multi-VPU Control Registers ...........................................................................................................2-154
2.9.12 Secondary Display Graphics Control Registers ...........................................................................................................2-160
2.9.13 Secondary Display Video Overlay Control Registers .................................................................................................2-167
2.9.14 Secondary Display Video Overlay Transform Registers ............................................................................................2-171
2.9.15 Secondary Display Video Overlay Gamma Correction Registers ............................................................................2-174
2.9.16 Secondary Display Graphics and Overlay Blending Registers .................................................................................2-179
2.9.17 Secondary Display Color Matrix Transform Registers ...............................................................................................2-182
2.9.18 Secondary Display Subsampling Registers ...................................................................................................................2-185
2.9.19 Secondary Display Realtime Overlay Registers ..........................................................................................................2-185
2.9.20 Secondary Display Hardware Cursor Registers ...........................................................................................................2-187
2.9.21 Secondary Display Hardware Icon Registers ...............................................................................................................2-190
2.9.22 Secondary Display Multi-VPU Control Registers .......................................................................................................2-192
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
TOC-1
2.9.23 Display Look Up Table Control Registers ....................................................................................................................2-193
2.9.24 Display Controller Look Up Table A Registers ...........................................................................................................2-195
2.9.25 Display Controller Look Up Table B Registers ...........................................................................................................2-198
2.9.26 Display Controller CRC Registers..................................................................................................................................2-200
2.9.27 Display Controller to Line Buffer Control Registers ..................................................................................................2-202
2.9.28 Display/Memory Interface Control and Status Registers ...........................................................................................2-202
2.9.29 MCIF Control Registers ...................................................................................................................................................2-205
2.9.30 Multi VPU Control Registers ..........................................................................................................................................2-205
2.10 TV Output Registers .......................................................................................................................................................................2-206
2.11 LVTMA Registers ...........................................................................................................................................................................2-218
2.12 Northbridge Memory Controller Indirect Registers ..................................................................................................................2-223
2.13 Northbridge Miscellaneous Indirect Registers ...........................................................................................................................2-300
2.14 PCIE Indirect Registers ..................................................................................................................................................................2-326
2.15 HTIU Northbridge Indirect Registers ..........................................................................................................................................2-375
2.16 Clock Miscellaneous Indirect Registers ......................................................................................................................................2-406
Appendix A: Cross-Referenced Index
A.1 Quick Cross-Referenced Index.......................................................................................................................................................... A-1
A.2 All Registers Sorted By Name........................................................................................................................................................... A-2
A.3 All Registers Sorted By Address ..................................................................................................................................................... A-42
Appendix B: Revision History
B.1 Rev 1.00 (July 2009) ........................................................................................................................................................................... B-1
43451 780G Register Reference Guide (Pub) Rev 1.01
TOC-2
© 2009 Advanced Micro Devices, Inc.
Chapter 1
Introduction
1.1
About This Manual
This document is intended for BIOS engineers designing BIOSes for systems based on AMD’s RS780 chipset. It
describes the register reference information needed to ensure the proper functioning of the RS780 ASIC. Use this
document in conjunction with the related AMD RS780 Register Programming Requirements Guide, and the AMD RS780
BIOS Developer’s Guide.
Unless indicated otherwise, the programming information in this document applies to the following RS780 ASIC variants:
•
•
•
•
•
•
•
RS780 (AMD 780G)
• RS780C (AMD 780V)
• RS780D (AMD 790GX)
• RS780E (AMD 780E)
• RS780M (AMD M780G)
• RS780MC (AMD M780V)
• RX781 (AMD M770) (Note: Registers that contain GPUF0MMReg do not apply to the RX781)
Chapter 1 outlines the notations and conventions used throughout this manual.
Chapter 2 provides detailed descriptions of the registers.
Appendix A provides several cross-referenced lists of the registers (sorted by register name and address).
Changes and additions from the previous release of this document are highlighted in red. Refer to Appendix B: Revision
History at the end of this manual for a detailed revision history.
1.2
Nomenclature and Conventions
1.2.1
Numeric Representations
•
Hexadecimal numbers are appended with “h” whenever there is a risk of ambiguity. Other numbers are assumed to be
in decimal.
•
Registers (or fields) of identical function are sometimes indicated by a single expression in which the part of the
signal name that differs is enclosed in [ ] brackets. For example, the eight Host Data registers — HOST_DATA0
through to HOST_DATA7 — are represented by the single expression HOST_DATA[7:0].
•
Series of numbers appearing in similar addresses are sometimes enclosed in [ ] brackets. For example,
PCIE_HDR_LOGO exists for PCI-E device 2 to 8, and the registers’ addresses are expressed collectively as
pcieConfig [2:8]\:0x11C.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
1-1
Nomenclature and Conventions
1.2.2
Register Description
All registers in this document are described with the format of the sample table below. All offsets are in hexadecimal
notation, while programmed bits are in either binomial or hexadecimal notation.
Table 1-1 Register Description Table Notation—Example
DST_HEIGHT_WIDTH_8 - W - 32 bits - [MMReg:0x158C]
Field Name
DST_WIDTH
Bits
Default
Description
23:16
0x0
Destination Width Note: This is an initiator register. Y is
incremented at end of blit. Write 15: 0 to E2_DST_X, Write
31: 16 to E2_DST_WIDTH, then signal blit_start.
E2_DST_Y = E2_DEST_Y (+/-) E2_DST_HEIGHT as function of direction after blit is complete
31:24
0x0
Destination Height Write 15: 0 to E2_DST_Y, Write 31: 16
to E2_DST_HEIGHT
(mirror bits 7:0 of DST_WIDTH:DST_WIDTH)
DST_HEIGHT
(mirror bits 7:0 of DST_HEIGHT:DST_HEIGHT)
[W] (Reserved) 15: 0 DST_WIDTH 23: 16 Destination width: range 0 to 256 (ZERO extent)
Register Information
Example
Register name
DST_HEIGHT_WIDTH_8
Read / Write capability
R = Readable
W = Writable
RW = Readable and Writable
W
Register size
32 bits
Register address(es)*
MMReg:0x158C
Field name
DST_WIDTH
Field position/size
23:16
Field default value
0x0
Field description
Destination....complete
Field mirror information
(mirror bits 7:0 of DST_WIDTH:DST_WIDTH)
Brief register description
[W] (Reserved) 15: 0 DST_WIDTH 23: 16 Destination
width: range 0 to 256 (ZERO extent)
* Note:
There maybe more than one address; the convention used is as follows:
[aperName:offset] - single mapping, to one aperture/decode and one offset
[aperName1, aperName2, …, aperNameN:offset] - multiple mappings to different apertures/decodes
but same offset
[aperName:startOffset-endOffset] - mapped to an offset range in the same aperture/decode
Warning: Do not attempt to modify the values of registers or bit fields that are marked as "Reserved." Doing so may
cause the system to behave in unexpected ways.
43451 780G Register Reference Guide (Pub) Rev 1.01
1-2
© 2009 Advanced Micro Devices, Inc.
Chapter 2
Register Descriptions
2.1
Northbridge Configuration Registers
PCI Bus 0 - Device 0 Registers
NB_VENDOR_ID - R - 16 bits - nbconfig:0x0
Field Name
Bits
15:0
VENDOR_ID
Default
0x1022
Description
Vendor Identifier
This 16-bit field identifies the manufacturer of the device:
Advanced Micro Devices, Inc.
NB_DEVICE_ID - R - 16 bits - nbconfig:0x2
DEVICE_ID
Field Name
Bits
15:0
Default
0x9600
Description
Device Identifier
This 16-bit field is assigned by the device manufacturer and
identifies the type of device. The current northbridge Device
ID assignment is 0x5956. The host bridge alternate device
ID is 0x5957 or 0x5958 (selected by the e-fuse
configuration bit).
NB_COMMAND - RW - 16 bits - nbconfig:0x4
Field Name
IO_ACCESS_EN (R)
Bits
0
Default
0x0
MEM_ACCESS_EN
1
0x0
BUS_MASTER_EN (R)
2
0x1
SPECIAL_CYCLE_EN (R)
3
0x0
© 2009 Advanced Micro Devices, Inc.
Description
I/O Access Enable
This bit is always 0 because the RS780 does not respond to
I/O cycles on the PCI Bus.
0=Disable
1=Enable
Memory Access Enable
Controls weather PCI memory accesses to system memory
are accepted
0=Disable
1=Enable
Bus Master Enable
This bit is always set, indicating that the RS780 is allowed
to act as a bus master on the PCI Bus.
0=Disable
1=Enable
Special Cycle
This bit is always 0 because the RS780 ignores PCI special
cycles.
0=Disable
1=Enable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-1
Northbridge Configuration Registers
MEM_WRITE_INVALIDATE_EN (R)
4
0x0
PAL_SNOOP_EN (R)
5
0x0
PARITY_ERROR_EN (R)
6
0x0
Reserved0 (R)
7
0x0
SERR_EN
8
0x0
FAST_B2B_EN
9
0x0
15:10
0x0
Reserved (R)
Memory Write and Invalidate Enable
This bit is always 0 because the RS780 does not generate
memory write and invalidate commands.
0=Disable
1=Enable
VGA Palette Snoop Enable
This bit is always 0 indicating that the RS780 does not
snoop the VGA palette address range.
0=Disable
1=Enable
Parity Error Response
This bit is always 0 because the RS780 does not report
data parity errors.
0=Disable
1=Enable
This bit is reserved in PCI 2.3. It is hardwired to 0.
0=Disable
1=Enable
System Error Enable
Controls the assertion of SERR#
0=Disable
1=Enable
Fast Back-to-Back to Different Devices Enable
This bit is always 0 because the RS780 does not allow
generation of fast back-to-back transactions to different
agents.
0=Disable
1=Enable
NB_STATUS - RW - 16 bits - nbconfig:0x6
CAP_LIST (R)
Field Name
Bits
4
Default
0x1
PCI_66_EN (R)
5
0x1
Reserved (R)
FAST_BACK_CAPABLE (R)
6
7
0x0
0x0
10:9
0x1
SIGNAL_TARGET_ABORT (R)
11
0x0
RECEIVED_TARGET_ABORT
12
0x0
DEVSEL_TIMING (R)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-2
Description
Capabilities List
This bit is set to indicate that this device's configuration
space supports a capabilities list.
66-MHz Capable
Indicate that the RS780 supports 66 MHz PCI operation
Fast Back-to-Back Capable
This bit is always 0 indicating that the RS780, as a target, is
not capable of accepting fast back-to-back transactions
when the transactions are not to the same agent.
DEVSEL# Timing
This bit field defines the timing of DEVSEL# on the RS780.
The device only supports medium DEVSEL# timing.
Signaled Target Abort
This bit is always 0 because the RS780 does not terminate
transactions with target aborts.
0=No Abort
1=Target Abort asserted
Received Target Abort
This bit is set by whenever a CPU to PCI transaction
(except for a special cycle) is terminated due to a
target-abort. This bit is cleared by writing a 1.
0=Inactive
1=Active
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
RECEIVED_MASTER_ABORT
13
0x0
SIGNALED_SYSTEM_ERROR
14
0x0
PARITY_ERROR_DETECTED (R)
15
0x0
General NB status Flags
Received Master Abort
This bit is set whenever a CPU to PCI transaction (except
for a special cycle) is terminated due to a master-abort. This
bit is cleared by writing a 1.
0=Inactive
1=Active
Signaled System Error
This bit is set whenever the RS780 generates a System
Error and asserts the SERR# line (currently only GART
Error). This bit is cleared by writing a 1.
0=No Error
1=SERR asserted
Detected Parity Error
This bit is always 0 because the RS780 does not support
data parity checking.
NB_REVISION_ID - R - 8 bits - nbconfig:0x8
Field Name
MINOR_REV_ID
MAJOR_REV_ID
Revision Identification
Bits
3:0
7:4
Default
0x0
0x0
Description
Identifies the stepping number of the device
Identifies the revision number of the device
NB_REGPROG_INF - R - 8 bits - nbconfig:0x9
Field Name
REG_LEVEL_PROG_INF
Program Interface
Bits
7:0
Default
0x0
Description
Indicates a Host bridge.
NB_SUB_CLASS - R - 8 bits - nbconfig:0xA
Field Name
SUB_CLASS_INF
Sub-Class Code
Bits
7
Default
0x0
Indicates a Host bridge
Description
NB_BASE_CODE - R - 8 bits - nbconfig:0xB
Field Name
BASE_CLASS_CODE
Class Code
Bits
7:0
Default
0x6
Description
Indicates a Bridge device
NB_CACHE_LINE - R - 8 bits - nbconfig:0xC
Field Name
CACHE_LINE_SIZE
Cache Line Size
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-3
Northbridge Configuration Registers
NB_LATENCY - RW - 8 bits - nbconfig:0xD
Field Name
LATENCY_TIMER
Bits
7:0
Default
0x0
Latency Timer
Description
This bit field defines the minimum amount of time, in PCI
clock cycles, that the bus master can retain ownership of
the bus. This is mandatory for masters that are capable of
performing a burst consisting of more than two data phases
NB_HEADER - R - 8 bits - nbconfig:0xE
Field Name
HEADER_TYPE
DEVICE_TYPE
Bits
6:0
Default
0x0
7
0x0
Description
Bits [6:5] are 0, indicating that Type 00 Configuration Space
Header format is supported.
Bit [7] is always 0, indicating that the RS780’s northbridge
block is a single function device
0=Single-Function Device
1=Multi-Function Device
Header Type
NB_BIST - R - 8 bits - nbconfig:0xF
Field Name
BIST_COMP
BIST_STRT
BIST_CAP
Built-in-self-test
Bits
3:0
6
7
Default
0x0
0x0
0x0
Description
NB_HT3_Power_management_Capability - RW - 32 bits - nbconfig:0xF8
Field Name
Capability_ID (R)
Capability_Pointer (R)
Reg_Ind
Reserved_26_20 (R)
Capability_TYPE (R)
Bits
7:0
15:8
19:16
26:20
31:27
Default
0x8
0x0
0x0
0x0
0x1c
Description
NB_HT3_Power_management_data_port - RW - 32 bits - nbconfig:0xFC
CDL_0 (R)
CDL_1 (R)
CDL_2 (R)
CDL_3 (R)
CDL_4 (R)
CDL_5 (R)
CDL_15_6 (R)
CDL_16
CDL_17
Field Name
Bits
0
1
2
3
4
5
15:6
16
17
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-4
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
CDL_18
CDL_19
CDL_20
CDL_21
spare_31_22 (R)
18
19
20
21
31:22
0x0
0x0
0x0
0x0
0x0
NB_BAR1_RCRB - RW - 32 bits - nbconfig:0x14
MEM_IO (R)
Field Name
_TYPE (R)
PREFETCH_EN (R)
RCRB_BASE
Bits
0
Default
0x0
2:1
3
0x0
0x0
31:12
0x0
Descriptor for memory mapped RCRB registers
Description
Memory
This bit is hardwired to 0 to indicate that this base address
register maps into memory space
0=Memory
1=I/O
Unprefetchable
This bit is hardwired to 0 to indicate that this range is
un-prefetchable
Base Address High[31:12]
This filed is used to define a 4K memory mapped root
complex register block
NB_BAR2_PM2 - RW - 32 bits - nbconfig:0x18
Bits
0
Default
0x1
RESERVED (R)
PM2_BASE_LOW (R)
1
4:2
0x0
0x0
PM2_BASE
31:5
0x0
MEM_IO (R)
Field Name
Descriptor for Power management PM2 Control Block
Description
I/O Space
This bit is hardwired to 1 to indicate that this base address
register maps into x86 I/O space.
0=Memory
1=I/O
This field specifies that there are 8 DWORD registers
allocated to this space.
PM2_BLK Base
This bit field forms the upper part of BAR2. This field is
loaded by the BIOS software and specifies the base of
PM2_BLK.
NB_BAR3_PCIEXP_MMCFG - RW - 32 bits - nbconfig:0x1C
MEM_IO (R)
Field Name
Bits
0
Default
0x0
_TYPE (R)
PREFETCH_EN (R)
2:1
3
0x2
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Memory
This bit is hardwired to 0 to indicate that this base address
register maps into memory space
0=Memory
1=I/O
Prefetchable
This bit is hardwired to 1 to indicate that this range is
prefetchable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-5
Northbridge Configuration Registers
MEM_BASE_LOW (R)
20:4
0x0
MEM_BASE_HIGH
31:21
0x0
Descriptor for memory mapped PCI Express Configuration registers
Base Address Low
This bit field is hardwired to return zeros to indicate that xx
Kbytes are allocated to PCI Express Configuration
Registers.
Base Address High
This bit field forms the upper part of BAR3. This field is
loaded by the BIOS software
NB_BAR3_UPPER_PCIEXP_MMCFG - RW - 32 bits - nbconfig:0x20
Field Name
Bits
Default
Description
MEM_BASE_UPPER
31:0
0x0
Upper 32 bit of BAR3 base address
Descriptor for upper part of memory mapped PCI Express Configuration registers
NB_ADAPTER_ID - R - 32 bits - nbconfig:0x2C
Field Name
SUBSYSTEM_VENDOR_ID
Bits
15:0
Default
0x0
31:16
0x0
Description
(mirror of
NB_ADAPTER_ID_W:SUBSYSTEM_VENDOR
_ID)
SUBSYSTEM_ID
(mirror of
NB_ADAPTER_ID_W:SUBSYSTEM_ID)
Subsystem Vendor ID and Subsystem ID register
NB_CAPABILITIES_PTR - R - 32 bits - nbconfig:0x34
Field Name
CAP_PTR
Bits
7:0
Default
0xc4
Capabilities Pointer
Description
This field contains a byte offset into a device's configuration
space containing the first item in the capabilities list. If no
next item exists, then it is set to null.
NB_PCI_CTRL - RW - 32 bits - nbconfig:0x4C
Field Name
FUNCTION_1_ENABLE
Bits
0
Default
0x0
APIC_ENABLE
1
0x1
AlwaysUnLk
2
0x1
43451 780G Register Reference Guide (Pub) Rev 1.01
2-6
Description
Enables access to Bus0Dev0Fun1
0=Disable
1=Enable
Not used
0=Disable
1=Enable
If set, always issues UnLk request for CPU lock transaction.
If not set, only issues UnLk when RdLk is successful
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
Cf8Dis
3
0x0
PMEDis
4
0x0
SErrDis
5
0x0
BMMsgEn
6
0x0
DisLockP2P
7
0x0
PMArbDisSel
10:8
0x0
11
0x0
14:12
15
0x2
0x0
WakeC2En
16
0x0
BAR2_PM2Enable
17
0x0
P4IntEnable
18
0x0
SLPEnable
20
0x0
SLP_Pad_Enable
21
0x0
BAR1_Enable
22
0x0
MMIOEnable
23
0x0
IsocArbMode
24
0x0
IsocHiPr
25
0x0
CsrStatus
CfgRdTime
P2PDynamicClkOff
© 2009 Advanced Micro Devices, Inc.
Disables IO 0xCF8 cycle to nbcfg block
0=Enable
1=Disable
Disables PME message generation
0=Enable
1=Disable
Disables SErr message generation
0=Enable
1=Disable
Enables BM_Set message generation
0=Disable
1=Enable
If set, p2p could sneak into MemRdLk sequence. If not set,
blocks p2p during CPU lock transactions
0=Enable
1=Disable
Setting bit [0] will disable BIF request when PMArbDis is
set.
Setting bit [1] will disable rx0(graphics pcie) DMA request
when PMArbDis is set.
Setting bit [2] will disable rx1(SB and general purpose pcie)
DMA request when PMArbDis is set.
1 means CSR is detected. Write 1 to clear this bit. Writing 0
has no effect
0=Inactive
1=Active
3-bit setting for RBBM read data bus data latch latency
If set to 1, dynamic clock has to be turned off in order to
support p2p traffic
0=Enable
1=Disable
1 means enable Wake_from_C2 message. 0 means disable
0=Enable
1=Disable
Enables read/write access to NB_BAR2_PM2 register.
Clearing this bit could hide BAR2.
0=Disable
1=Enable
Enables NB to accept A4 interrupt request from SB
0=Disable
1=Enable
Enables SLP logic in NB
0=Enable
1=Disable
Enables SLP# pad output
0=Enable
1=Disable
Enables read/write access to NB_BAR1_RCRB register.
Clearing this bit could hide BAR1
0=Enable
1=Disable
Enables MMIO decoding
0=Enable
1=Disable
If set, it checks the IOCIsocArbiter setting for arbitration. If
not set, it checks IsocHiPr for priority.
0=Enable
1=Disable
If set, isoc has high priority. If not set, the regular channel
has high priority
0=Enable
1=Disable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-7
Northbridge Configuration Registers
HPDis
26
0x0
Disables HP message generation
0=Enable
1=Disable
PCI Control Register
NB_ADAPTER_ID_W - RW - 32 bits - nbconfig:0x50
Field Name
Bits
Default
SUBSYSTEM_VENDOR_ID
15:0
0x1022
SUBSYSTEM_ID
31:16
0x9600
Subsystem Vendor ID and Subsystem ID write register
Description
NB_UNITID_CLUMPING_CAPABILITY - R - 32 bits - nbconfig:0x54
Field Name
CAPABILITY_ID
CAPABILITY_POINTER
RESERVED
CAPABILITY_TYPE
Bits
7:0
15:8
26:16
31:27
Default
0x8
0x40
0x0
0x12
Description
Indicates this has Hypertransport capability
Pointer to the next configuration space capability
Reserved for future use. This register controls no hardware
Indicate this has UnitID Clumping capability
NB_UNITID_CLUMPING_SUPPORT - R - 32 bits - nbconfig:0x58
RESERVED_0
SUPPORT
Field Name
Bits
0
31:1
Default
0x0
0x0
Description
Reserved for future use. This register controls no hardware
Indicates which on-board UnitIDs support the clumping
capability
NB_UNITID_CLUMPING_ENABLE - RW - 32 bits - nbconfig:0x5C
Field Name
RESERVED_0 (R)
ENABLE
Bits
0
31:1
Default
0x0
0x0
Description
Reserved for future use. This register controls no hardware
Enables clumping for selected UnitIDs. See the AMD
RS780 Register Programming Requirements document on
how to enable this feature.
NB_HT_ERROR_RETRY_CAPABILITY - R - 32 bits - nbconfig:0x40
Field Name
CAPABILITY_ID
CAPABILITY_POINTER
RESERVED
CAPABILITY_TYPE
Bits
7:0
15:8
26:16
31:27
Default
0x8
0x9c
0x0
0x18
43451 780G Register Reference Guide (Pub) Rev 1.01
2-8
Description
This indicates this has Hypertransport capability
Pointer to the next configuration space capability
Reserved for future use. This register controls no hardware
Indicate this has Error Retry capability
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT_ERROR_RETRY_CONTROL_STATUS - RW - 32 bits - nbconfig:0x44
Field Name
LINK_RETRY_EN_0
Bits
0
Default
0x0
FORCE_SINGLE_ERROR_0
1
0x0
ROLLOVER_NONF_EN_0 (R)
FORCE_SINGLE_STOMP_0
2
3
0x0
0x0
4
5
7:6
0x0
0x0
0x3
RETRY_SENT_0
8
0x0
COUNT_ROLLOVER_0
STOMP_RECEIVED_0
9
10
0x0
0x0
RESERVED_15_11 (R)
reserved_23_16 (R)
reserved_31_24 (R)
15:11
23:16
31:24
0x0
0x0
0x0
RETRY_NONF_EN_0 (R)
RETRY_FATAL_EN_0 (R)
ALLOWED_ATTEMPTS_0
Description
Enables Error Retry Mode. This register requires a
warm-reset to take effect
Forces an upstream error on the Hypertransport link. This
register is automatically cleared by hardware
Reserved for future use. This register controls no hardware
Forces an upstream stomp packet on the Hypertransport
link. This register is automatically cleared by hardware
Reserved for future use. This register controls no hardware
Reserved for future use. This register controls no hardware
Indicates the number of short training attempts to make
before attempting full training.
Indicates the link sent a disconnect Nop to initiate a retry
sequence. Write 1 to clear
Indicates the retry counter has rolled over. Write 1 to clear
Indicates that a stomp packet has been received. Write 1 to
clear
Reserved for future use. This register controls no hardware
Reserved for future use. This register controls no hardware
Reserved for future use. This register controls no hardware
NB_HT_ERROR_RETRY_COUNT - RW - 32 bits - nbconfig:0x48
Field Name
RETRY_COUNT_0
Bits
15:0
Default
0x0
reserved_31_16 (R)
31:16
0x0
Description
Indicates the number of retry sequences the hardware has
made
Reserved for future use. This register controls no hardware
NB_HT3_CAPABILITY - RW - 32 bits - nbconfig:0x9C
Field Name
CAPABILITY_ID (R)
CAPABILITY_POINTER (R)
REG_IND
UCC (R)
BIST_CAP (R)
CPIC (R)
LS3C (R)
SLCC (R)
RESERVED (R)
CAPABILITY_TYPE (R)
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
15:8
17:16
Default
0x8
0xf8
0x0
18
19
20
0x0
0x0
0x0
21
22
23
31:24
0x0
0x0
0x0
0xd0
Description
Indicates this has Hypertransport capability
Pointer to the next configuration space capability
Index
00=Gen3 Configuration Registers
01=Receiver BIST Registers
10=Transmitter BIST Registers
1 indicates support for unthrottled commands
1 indicates support for the BIST feature
1 indicates support for the command packet insertion
feature
1 indicates support for the LS3 low-power link state
Reserved for future use
Indicates this has Hypertransport 3 capability
43451 780G Register Reference Guide (Pub) Rev 1.01
2-9
Northbridge Configuration Registers
NB_HT3_GLOBAL_LINK_TRAIN - RW - 32 bits - nbconfig:0xA0
T0_TIME
Field Name
Bits
5:0
Default
0x3a
7:6
8
0x0
0x0
9
11:10
0x0
0x0
reserved_7_6 (R)
CONNDLY
RXCALEE
RETRYFORCE
Description
Defines the amount of time spent in the Training 0 state
after recovering from LDTSTOP. See the Hypertransport 3
specification for the encoding
Connect Delay. Delays the effects of TXOFF until
LDTSTOP or Warm Reset
This register controls no hardware
Retry Force
00=No forced retries
01=Force retry every 250us
10=Force retry every 500us
11=Force retry every 1ms
Reserved for future use. This register controls no hardware
reserved_12 (R)
12
0x0
RSV_16_13
16:13
0x0
FullT0Time
22:17
0x3a
RSV_31_23
31:23
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_GLOBAL_LINK_TRAIN and
the fields are as listed in the above table.
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Pattern_control:
FieldName
Bits
Default
Order
PatCnt
ModSel
ModCnt
ConstSel
ConstCnt
Reserved (Access R)
2:0
9:3
12:10
19:13
20
25:21
31:26
0x0
0X0
0X0
0X0
0X0
0X0
0X0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Pattern_control:
FieldName
Bits
Default
Order
PatCnt
ModSel
ModCnt
ConstSel
ConstCnt
Reserved (Access R)
2:0
9:3
12:10
19:13
20
25:21
31:26
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-10
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT3_LINK_TRANSMITTER_CONF_0 - RW - 32 bits - nbconfig:0xA4
Description
Reserved for future use. This register controls no hardware
Reserved for future use. This register controls no hardware
DC Compliance Test
000=Normal Operation
001=Send TxHiZ
010=Send TxL0 Logic 0
011=Send TxL1 Logic 1
100=Reserved
101=Send TxIdle
110=Reserved
111=Reserved
MARGIN_LEVEL
18:16
0x0
Sets transmitter attenuation level. 0 means no attenuation
rsv_20_19 (R)
20:19
0x0
Reserved for future use. This register controls no hardware
RSV_23_21
23:21
0x0
Reserved for future use. This register controls no hardware
DL1
26:24
0x5
Sets transmitter deemphasis level
rsv_28_27 (R)
28:27
0x0
Reserved for future use. This register controls no hardware
RSV_29 (R)
29
0x0
Reserved for future use. This register controls no hardware
PREEN
30
0x0
Reserved for future use. This register controls no hardware
DEEMPEN
31
0x0
Enables transmitter post-cursor deemphasis
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is
NB_HT3_LINK_TRANSMITTER_CONF_0 and the fields are as listed in the above table.
DP1
reserved_12_5
COMPLIANCE
Field Name
Bits
4:0
12:5
15:13
Default
0x0
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Pattern_Buffer_1:
FieldName
Bits
Default
Pattern_1
Reserved (Access R)
23:0
31:24
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Pattern_Buffer_1:
FieldName
Bits
Default
Pattern_1
Reserved (Access R)
23:0
31:24
0x0
0x0
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-11
Northbridge Configuration Registers
NB_HT3_LINK_RECEIVER_CONF_0 - RW - 32 bits - nbconfig:0xA8
Description
Receiver Compliance
00=Normal Operation
01=Reserved
10=RxOff
11=Reserved
RESERVED_7_2 (R)
7:2
0x0
Reserved for future use. This register controls no hardware
EQLvL (R)
9:8
0x0
Reserved for future use. This register controls no hardware
RESERVED_14_10
14:10
0x0
Reserved for future use. This register controls no hardware
EQEn (R)
15
0x0
Reserved for future use. This register controls no hardware
MGNINDX
19:16
0x0
Sets time-margining level
rsv_22_20 (R)
22:20
0x0
Reserved for future use. This register controls no hardware
RESERVED_29_23 (R)
29:23
0x0
Reserved for future use. This register controls no hardware
MGNDIR
30
0x0
Controls no hardware. Margining is applied equally to both
sides of the data eye
MGNEN
31
0x0
Enables time-margining
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_LINK_RECEIVER_CONF_0
and the fields are as listed in the above table.
COMPLIANCE
Field Name
Bits
1:0
Default
0x0
When REG_IND of reg NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Mask:
FieldName
Bits
Default
CTL_CAD
Reserved (Access R)
17:0
31:18
0x3FFFF
0x0
When REG_IND of reg NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Mask:
FieldName
Bits
Default
CTL_CAD
Reserved (Access R)
17:0
31:18
0x3FFFF
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-12
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT3_LINK_TRAINING_0 - RW - 32 bits - nbconfig:0xAC
Bits
0
1
Default
0x1
0x0
EIGHT_TO_TEN_BIT_EN (R)
SCREN
TOTALATTEMPT
2
3
6:4
0x0
0x0
0x7
LSSel
8:7
0x0
HotPlugEn (R)
BISTEn
ILMEn
LaneSel
9
10
11
13:12
0x0
0x0
0x0
0x0
DISCMDTHRT
RESERVED_15 (R)
SerLane
14
15
19:16
0x0
0x0
0x0
GANGED (R)
AC (R)
Field Name
Description
Read-only 1. This device only support ganged operation
Read-only 0. This device does not support AC-coupled
mode
Read-only 0. This device does not support 8b/10b coding
Enables Scrambler
Total Attempts. Defines the number of long retry attempts
made during failed training sequences
LS Select
00=LS1 - CLK running. CAD/CTL sending TxIdle
01=Reserved
10=LS2 - CLK/CAD/CTL sending TxIdle
11=LS3 - CLK/CAD/CTL sending either HiZ or TxGndTrm
Read-only 0. This device does not support hot-plugging
Built-in Self-Test Enable
Internal Loopback Mode Enable
Lane Select. Refer to the Hypertransport 3 specification for
details regarding this register
Disables Command Throttling
Reserved for future use. This register controls no hardware
Serial Lane Select. Refer to the Hypertransport 3
specification for details regarding this register
Reserved for future use. This register controls no hardware
CPIEn
20
0x0
TxLSSel
22:21
0x0
RxInLnSt
24:23
0x0
TxInLnSt
26:25
0x0
LS1D
27
0x0
reserved_31_28
31:28
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_LINK_TRAINING_0 and the
fields are as listed in the above table.
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Inversion:
FieldName
Bits
Default
Inversion
Reserved (Access R)
17:0
31:18
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Inversion:
FieldName
Bits
Default
Inversion
Reserved (Access R)
17:0
31:18
0x0
0x0
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-13
Northbridge Configuration Registers
NB_HT3_RESERVED - RW - 32 bits - nbconfig:0xB0
Field Name
RESERVED_31_0
Bits
31:0
Default
0x0
Description
Reserved when REG_IND = 00. This register controls no
hardware
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_RESERVED and the fields
are as listed in the above table.
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Pattern_Buffer_2:
FieldName
Bits
Default
Pattern_2
Reserved (Access R)
23:0
31:24
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Pattern_Buffer_2:
FieldName
Bits
Default
Pattern_2
Reserved (Access R)
23:0
31:24
0x0
0x0
NB_HT3_LINK_TRANSMITTER_CONF_1 - RW - 32 bits - nbconfig:0xB4
Description
Reserved when REG_IND = 00. This register controls no
hardware
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is
NB_HT3_LINK_TRANSMITTER_CONF_1 and the fields are as listed in the above table.
RESERVED
Field Name
Bits
31:0
Default
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Pattern_Buffer_2_Select :
FieldName
Bits
Default
Pattern_Buffer_2_Enable
17:0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Pattern_Buffer_2_Select:
FieldName
Bits
Default
Pattern_Buffer_2_Enable
17:0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-14
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT3_LINK_RECEIVER_CONF_1 - RW - 32 bits - nbconfig:0xB8
Description
Reserved when REG_IND = 00. This register controls no
hardware
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_LINK_RECEIVER_CONF_1
and the fields are as listed in the above table.
RESERVED
Field Name
Bits
31:0
Default
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Pattern_Buffer_Extension:
FieldName
Bits
Default
Pattern_Buffer_1
Pattern_Buffer_2
15:0
31:16
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Pattern_Buffer_Extension:
FieldName
Bits
Default
Pattern_Buffer_1
Pattern_Buffer_2
15:0
31:16
0x0
0x0
NB_HT3_LINK_TRAINING_1 - RW - 32 bits - nbconfig:0xBC
Description
Reserved when REG_IND = 00. This register controls no
hardware
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_LINK_TRAINING_1 and the
fields are as listed in the above table.
RESERVED
Field Name
Bits
31:0
Default
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Scramble:
FieldName
Bits
Default
Scramble
Reserved (Access R)
17:0
31:18
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Transmitter_Scramble:
FieldName
Bits
Default
Scramble
Reserved (Access R)
17:0
31:18
0x0
0x0
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-15
Northbridge Configuration Registers
NB_HT3_BIST_CONTROL - RW - 32 bits - nbconfig:0xC0
Description
Reserved for future use. This register controls no hardware
Receiver Disable. The transmitter will advance using the
minimal number of training sequences. Receiver BIST
checking is disabled.
RESERVED_4_2 (R)
4:2
0x0
Reserved for future use. This register controls no hardware
INVROTEN
5
0x0
Enables Inversion Rotate
ERRSTAT
7:6
0x0
Error Status
00=No Error
01=Training Error
10=Pattern Miscompare
11=Reserved
ERRLNNUM
12:8
0x0
Error Lane Number. Indicates the lane number where the
first error was detectetd
RESERVED_15_13 (R)
15:13
0x0
Reserved for future use. This register controls no hardware
ERRCNT
26:16
0x0
Error Count. Indicates the number of errors detected during
BIST operation
RESERVED_30_27 (R)
30:27
0x0
Reserved for future use. This register controls no hardware
width (R)
31
0x0
Read-only 1. Indicates the on-board BIST engine is 16-bits
wide
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b00, the register name is NB_HT3_BIST_CONTROL and the
fields are as listed in the above table.
RSV_0 (R)
RxDis
Field Name
Bits
0
1
Default
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b01, the register name and fields are defined as follows:
NB_HT3_Receiver_Error:
FieldName
Bits
Default
Receiver_error
Reserved (Access R)
17:0
31:18
0x0
0x0
When REG_IND of register NB_HT3_CAPABILITY are set to 2'b10, the register name and fields are defined as follows:
NB_HT3_Reserved:
FieldName
Bits
Default
Reserved (Access R)
31:0
0x0
NB_FDHC - RW - 8 bits - nbconfig:0x68
Field Name
MEM_HOLE_ENABLE
Bits
7:6
Default
0x0
Fixed SDRAM Hole Control required for Slot-1 operation.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-16
Description
Hole Enable
00=No hole
01=Hole at 512KB - 640KB
10=Hole at 15MB - 16MB
11=Reserved
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_SMRAM - RW - 8 bits - nbconfig:0x69
Field Name
SMM_LOCATION
Bits
2:0
Default
0x2
Description
0x2: SMM space at 640KB-768KB. Any other encoding
disables this area.
GLOBAL_SMRAM_ENABLE
3
0x0
SMM Space globally enabled
Once the MM_SPACE_LOCKED bit is set, this cannot be
changed until after reset.
0=Disable
1=Enable
SMM_SPACE_LOCKED
4
0x0
SMM Space Locked
If set, SMM_LOCATION cannot be changed until after
reset. It can only be written once.
0=Unlocked
1=Locked
SMM_SPACE_OPEN
6:5
0x0
SMM Space Opened/Closed
Once the SMM_SPACE_LOCKED bit is set, bit [6] cannot
be changed until after reset.
0=Open for CPU transactions to SMM memory
1=Closed
2=Open
3=Reserved
System Management RAM configuration. This Register is only used in Slot-1 interface mode.
NB_EXSMRAM - RW - 8 bits - nbconfig:0x6A
Field Name
TSEG_ENABLE
Description
Enables TSEG space.
Two possible locations (based on HI_SMRAM_ENABLE):
(TOM-TSEG_SIZE) - TOM
or
(256MB+TOM-TSEG_SIZE) - (256MB+TOM)
0=Disable
1=Enable
TSEG_SIZE
2:1
0x0
0=2MB
1=8MB
2=512KB
3=1MB
Reserved0
5
0x1
Reserved for future use.
EX_SMRAM_ERROR
6
0x0
This bit is set if an access is attempted while the extended
SMM area is disabled
HI_SMRAM_ENABLE
7
0x0
Enable high SMM/TSEG space.
For SMM: (256MB+640KB) - (256MB+1MB). Maps to
(640KB - 1MB).
For TSEG: (256MB+TOM-TSEG_SIZE) - (256MB+TOM).
Maps to (TOM-TSEG_SIZE) - TOM.
0=Disable
1=Enable
Extended System Management RAM control register. This register controls access to the extended SMM range in system
memory. It is only used in Slot-1 interface mode.
© 2009 Advanced Micro Devices, Inc.
Bits
0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-17
Northbridge Configuration Registers
NB_PMCR - RW - 8 bits - nbconfig:0x6B
Field Name
ACPI_CTL_REG_EN (R)
Bits
0
Default
0x0
Always forced to 0
0=Disable
1=Enable
Description
Power Management Control
NB_STRAP_READ_BACK - RW - 32 bits - nbconfig:0x6C
Field Name
DISABLE_EFUSE_PGM (R)
DEVICE_ID (R)
MOBILE_GFX (R)
MACROVISION_DISABLE (R)
EFUSE_DISP_KEYS_VALID (R)
AUDIO_DISABLE (R)
HW_EFUSE_select
STRAP_SIDE_PORT_ENb
strap_debug_bus_enb (R)
spare_9 (R)
spare_10 (R)
spare_11_13 (R)
CF_DISABLE (R)
product_test (R)
Bits
0
1
2
3
4
5
6
7
8
9
10
13:11
14
15
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
DisableHT3Capability (R)
DisableHT1200Capability (R)
DisableHT1400Capability (R)
DisableHT1600Capability (R)
DisableHT1800Capability (R)
DisableHT2000Capability (R)
DisableHT2200Capability (R)
DisableHT2400Capability (R)
DisableHT2600Capability (R)
DisableCLMC (R)
spare_31_26 (R)
Strap Read Back Register
16
17
18
19
20
21
22
23
24
25
31:26
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x20
Description
0=Short Timers for Production Test
1=Normal Operation
SCRATCH_NBCFG - RW - 32 bits - nbconfig:0x78
Field Name
SCRATCH
Bits
31:0
Default
0x0
This register is used for scratch reading and writing
43451 780G Register Reference Guide (Pub) Rev 1.01
2-18
Description
All bits in this register can be written to, and read from, but it
does not control anything.
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT_TRANS_COMP_CNTL - RW - 32 bits - HTIUNBIND:0x1
Field Name
TXP_COMPDATA
Bits
4:0
Default
0xc
TXP_CTL
6:5
0x0
TXP_CALCCOMP (R)
RESERVED_15_13
12:8
15:13
0xc
0x0
TXN_COMPDATA
TXN_CTL
20:16
22:21
0xc
0x0
TXN_CALCCOMP (R)
28:24
0xc
RESERVED_31to29
31:29
0x0
Description
Calculates the compensation value for the transmitter falling
edge
Transmitter falling edge PHY control value
00=Apply TXP_CALCCOMP directly
01=Apply TXP_COMPDATA directly
10=Apply the sum of TXP_CALCCOMP and
TXP_COMPDATA
11=Apply the diff of TXP_CALCCOMP and
TXP_COMPDATA
Transmitter falling edge compensation circuitry data value
Bit [15]=CfgHTiu_HT_EMP_EN_TST
Bit [14]=CfgHTiu_HT_TX_COMPOVR
Bit [13]=CfgHTiu_HT_TX_FCOMPCYC
Transmitter falling edge compensation circuitry data value
Transmitter falling edge PHY control value
00=Apply TXN_CALCCOMP directly
01=Apply TXN_COMPDATA directly
10=Apply the sum of TXN_CALCCOMP and
TXN_COMPDATA
11=Apply the diff of TXN_CALCCOMP and
TXN_COMPDATA
Calculates the compensation value for the transmitter falling
edge
Bits [31:30]=CfgHTiu_HT_TST
Bit [29]=CfgHTiu_HT_EMP_EN
HT transmitter comp control
NB_IOC_CFG_CNTL - RW - 32 bits - nbconfig:0x7C
Field Name
FORCE_INTGFX_DISABLE
Bits
0
Default
0x0
CFG_Q_F1000_800
1
0x0
F1000_800_en
2
0x0
27:3
28
0x0
0x0
NB_BAR3_PCIEXP_REG_RDEN
29
0x1
NB_BAR3_PCIEXP_REG_WREN
30
0x0
spare_27_3
PcieMemCfg_Select
IOC CFG control register
© 2009 Advanced Micro Devices, Inc.
Description
Forces the pin strap to disable, regardless of the actual
state of the pin (DACHSYNC). This will disable the apc
bridge access if present.
0=Normal
1=Disable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
Enables writes to the BAR3 register
0=Disable
1=Enable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-19
Northbridge Configuration Registers
NB_HT_CLK_CNTL_RECEIVER_COMP_CNTL - RW - 32 bits - HTIUNBIND:0x0
Field Name
RX_COMPDATA
RX_CTL
Bits
4:0
6:5
Default
0x10
0x0
7
12:8
14:13
0x0
0x10
0x0
15
0x0
ICGSMAF
23:16
0x0
REVERVED_25to24 (R)
25:24
0x0
RESERVED_29to26
SULS
29:26
30
0x0
0x0
31
0x0
RESERVED_7
RX_CALCCOMP (R)
RESERVED_14_13
SUCU
CGEN
HT_CLK_CNTL_RECEIVER_COMP_CNTL
Description
Transmitter rising edge compensation circuitry data value
Receiver rising edge PHY control value
00=Apply RX_CALCOMP directly as the compensation
01=Apply RX_COMPDATA directly as the compensation
10=Apply the sum of RX_CALCOMP and RX_COMPDATA
11=Apply the diff of RX_CALCOMP and RX_COMPDATA
Calculated compensation value for the receiver
Bit [14]=CfgHTiu_HT_RX_COMPOVR
Bit [13]=CfgHTiu_HT_RX_FCOMPCYC
Speeds up compensation update
0=Link PHY compensation values are allowed to changed
every 1ms
1=Link PHY compensation values are allowed to changed
every 1us
Internal clock gating system management
0=No power reduction
1=IC power is reduced through gatind of internal clocks
Bit [25]=CfgHTiu_HT_TX_UPDATE
Bit [24]=CfgHTiu_HT_RX_UPDATE
Speeds up connection sequence for frequency change
0=PLL lock timer is 100 us
1=PLL lock timer is 1us
Enables Clock gating
0=Internal clock gating is disabled
1=Internal clock gating is enabled
NB_HT_LINK_COMMAND - RW - 32 bits - nbconfig:0xC4
Field Name
CAP_ID (R)
NEXT_PTR (R)
Bits
7:0
15:8
Default
0x8
0x54
BASE_UNIT_ID
20:16
0x0
UNIT_ID_COUNT (R)
MASTER_HOST (R)
DEFAULT_DIRECTION (R)
DROP_ON_UNINIT_LINK
SLAVE_PRIMARY_TYPE (R)
HT Link command
25:21
26
27
28
31:29
0xc
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-20
Description
Specifies the capability ID for the link configuration space
Read only register pointing to the next item in the capability
list
Specifies the link protocol base Unit ID. Relocating the base
Unit ID is not supported
Specifies the number of Unit IDs used by the chip
Should always be set to 0
Should always be set to 0
Should always be set to 0
Read only
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT_LINK_CONF_CNTL - RW - 32 bits - nbconfig:0xC8
Field Name
CRC_FLOOD_ENABLE
Bits
1
Default
0x0
CRC_ERROR_COMMAND
3
0x0
LINK_FAILURE
4
0x0
INIT_COMPLETE
5
0x0
END_OF_CHAIN (R)
6
0x0
TRANSMITTER_OFF
7
0x0
CRC_ERROR_DETECTED
9:8
0x0
IsocEn
12
0x0
LDT3S_ENABLE
13
0x0
EXTENDED_CNTL_TIME
14
0x0
MAX_LINK_WIDTH_IN (R)
18:16
0x1
MAX_LINK_WIDTH_OUT (R)
22:20
0x1
LINK_WIDTH_IN
26:24
0x0
LINK_WIDTH_OUT
30:28
0x0
HT link configuration control
© 2009 Advanced Micro Devices, Inc.
Description
Flood enable
0=CRC errors do not result in a sync flood
1=CRC errors result in a sync flood
CRC error command
0=Transmitter CRC value match the values calculated per
the link specification
1=The link tranmission logic generates erroneous CRC
value
This bit is set when CRC error is detected. It is cleared by
PWROK
This bit is set when low level link initialization has
successfully completed. If the device on the other side is
unable to properly perform link initilization, then the bit is not
set
Read write 1 only
1=Fix to 1
Read-write 1 only
1=No output signals on the link toggle. The input link
receivers are disabled and pins may float
Read. Set by hardware. Bit [9] applies to upper byte of the
link and bit [8] applies to the lower byte. When this bit is
one, the hardware detected a CRC error on the incoming
link. It is cleared by PWROK
Enables Isochronous flow-control mode. This register
requires a warm-reset to take effect. Refer to the
appropriate processor BKDG on additional settings required
to enable IFCM
Enables Link three state
0=During the disconnect sequence, the link transmitter is
driven but in and underfined state
1=During the disconnect sequence, the link transmitter is
placed into a high impedance state. It is cleared by
PWROK
Specifies the time in which the control is held
0=At least 16 bit time
1=About 50 microseconds. It is cleared by PWROK
Specifies the operating width of the incomming to be 16 bits
for side A
Specifies the operating width of the outgoing to be 16 bits
for side A
Specifies the operation of the input width
000=8 bits
001=16 bits
100=2 bits (not supported)
101=4 bits (not supported)
111=Not connected. It is cleared by PWROK
Specifies the operating of the output width
000=8 bits
001=16 bits
100=2 bits (not supported)
101=4 bits (not supported)
111=Not connected. It is cleared by PWROK
43451 780G Register Reference Guide (Pub) Rev 1.01
2-21
Northbridge Configuration Registers
NB_HT_LINK_END - R - 32 bits - nbconfig:0xCC
Field Name
LINK_FAILURE
END_OF_CHAIN
TRANSMITTER_OFF
HT Link end
Bits
4
6
7
Default
0x1
0x1
0x1
Description
Device implement one link in the chain, hardwire to 1
Device implement one link in the chain, hardwire to 1
Device implement one link in the chain, hardwire to 1
NB_HT_LINK_FREQ_CAP_A - RW - 32 bits - nbconfig:0xD0
Field Name
MINOR_REVISION (R)
Bits
4:0
Default
0x0
MAJOR_REVISION (R)
7:5
0x3
LINK_FREQUENCY_A
11:8
0x0
Protocol_Error
Overflow_Error
LINK_FREQ_CAP_A
12
13
31:16
0x0
0x0
0x7ff5
Description
Indicates the minor revision of the Hypertransport
specification this device supports
Indicates the major revision of the Hypertransport
specification this device supports
Specified the link side A frequency
0h=200Mhz
1h=Reserved
2h=400Mhz
3h=Reserved
4h=600Mhz
5h=800Mhz
6h=1000MHz
7h=1200MHz
8h=1400MHz
9h=1600MHz
ah=1800MHz
bh=2000MHz
ch=2200MHz
dh=2400MHz
eh=2600MHz
fh=Reserved. It is cleared by PWROK
Indicates that the A side of channel supports 200, 400, 800,
1000 Mhz link frequency
HT link frequency channel A
NB_HT_LINK_FREQ_CAP_B - R - 32 bits - nbconfig:0xD4
Field Name
LINK_DEVICE_FEATURE_CAP
Bits
7:0
Default
0x2
Description
Indicate which optional features are supported by the
device
HT link frequency channel B
43451 780G Register Reference Guide (Pub) Rev 1.01
2-22
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
NB_HT_ENUMERATION_SCRATCHPAD - RW - 32 bits - nbconfig:0xD8
Field Name
Protocol_Error_Flood_Enable
Bits
16
Default
0x0
Overflow_Error_Flood_Enable
17
0x0
Response_Error
25
0x0
HT scratch pad
Description
Enables Sync Flood on protocol errors. This bit only works
in Hypertransport 1 mode
Enables Sync Flood on flow-control buffer overflow errors.
This bit only works in Hypertransport 1 mode
Indicates an error was detected in a downstream response
packet
NB_HT_MEMORY_BASE_UPPER - RW - 32 bits - nbconfig:0xDC
Field Name
MEMORY_BASE_UPPER_8BIT
Bits
7:0
Default
0x0
MEMORY_LIMIT_UPPER_8BIT
15:8
0x0
BUS_NUMBER (R)
HT memory upper base
23:16
0x0
Description
Extends the nonprefetchable memory base register defined
for bridges to 40 bits
Extends the nonprefetchable memory limit register defined
for bridges to 40 bits
Contains values of bus number captured from type 0
IOC_PCIE_D2_CSR_Count - RW - 32 bits - NBMISCIND:0x50
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D2_CNTL - RW - 32 bits - NBMISCIND:0x51
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-23
Northbridge Configuration Registers
IOC_PCIE_D3_CSR_Count - RW - 32 bits - NBMISCIND:0x52
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D3_CNTL - RW - 32 bits - NBMISCIND:0x53
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D4_CSR_Count - RW - 32 bits - NBMISCIND:0x54
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D4_CNTL - RW - 32 bits - NBMISCIND:0x55
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-24
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
IOC_PCIE_D5_CSR_Count - RW - 32 bits - NBMISCIND:0x56
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D5_CNTL - RW - 32 bits - NBMISCIND:0x57
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D6_CSR_Count - RW - 32 bits - NBMISCIND:0x58
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D6_CNTL - RW - 32 bits - NBMISCIND:0x59
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-25
Northbridge Configuration Registers
IOC_PCIE_D7_CSR_Count - RW - 32 bits - NBMISCIND:0x5A
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D7_CNTL - RW - 32 bits - NBMISCIND:0x5B
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D9_CSR_Count - RW - 32 bits - NBMISCIND:0x5C
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D9_CNTL - RW - 32 bits - NBMISCIND:0x5D
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-26
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
IOC_PCIE_D10_CSR_Count - RW - 32 bits - NBMISCIND:0x5E
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D10_CNTL - RW - 32 bits - NBMISCIND:0x5F
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D11_CSR_Count - RW - 32 bits - NBMISCIND:0x60
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D11_CNTL - RW - 32 bits - NBMISCIND:0x61
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-27
Northbridge Configuration Registers
IOC_PCIE_D12_CSR_Count - RW - 32 bits - NBMISCIND:0x62
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D12_CNTL - RW - 32 bits - NBMISCIND:0x63
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PCI_ARB - RW - 32 bits - nbconfig:0x84
Field Name
RCRB_ENABLE
Bits
0
Default
0x0
PM2_SB_ENABLE
2
0x0
EV6MODE
4
0x0
_14M_HOLE
5
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-28
Description
Enables RCRB memory mapped cfg access through BAR1
0=Disable
1=Enable
Enables PM2_CNTL(BAR2) IO mapped cfg write access to
be broadcast to both NB and SB.
0=Disable
1=Enable
EV6 Mode
Indicates that the PCI interfaces have to decode memory
range from 640K to 1M.
0=Enable
1=Disable
14M Memory Hole
Creates a hole in memory from 14 Mb to 15 Mb. This
register is used by the PCI decode logic to know when to
accept a cycle from an external PCI master. When set, the
PCI decode logic does not assert a match for addresses
falling in this range.
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
_15M_HOLE
6
0x0
PM_REG_ENABLE
7
0x0
PMEMode
8
0x0
PMETurnOff
9
0x0
READ_DATA_ERROR_DISABLE
12
0x0
MDA_DEBUG
15
0x0
18:16
0x0
BAR3BusRange
© 2009 Advanced Micro Devices, Inc.
15M Memory Hole
Creates a hole in memory from 15 Mb to 16 Mb. This
register is used by the PCI decode logic to know when to
accept a cycle from an external PCI master. When set, the
PCI decode logic does not assert a match for addresses
falling in this range.
0=Disable
1=Enable
Power Management Register Enable
Enables BAR2 IO access decoding
0=Disable
1=Enable
PME message mode
0=PME_Turn_Off is triggered by STP_GNT(S3) request
from BIU
1=PME_Turn_Off is triggered by writing 1 to PMETurnOff
bit (0x84[9]).
0=Disable
1=Enable
PME_Turn_Off message trigger
In case PMEMode is set, writing 1 to this bit will trigger a
PME_Turn_Off message to all downstream devices. This
bit is reset only then the system power is off.
0=Disable
1=Enable
Not used in the RS780.
0=Enable
1=Disable
MDA Debug
This bit allows monochrome display adapters (MDA) to be
used simultaneously with AGP cards for the debugging of
AGP device drivers. The behavior of the RS780 display
adapters is a function of this bit. The VGA Enable in
(D1:0x3C[19]) is as follows:
MDA Address Ranges:
Memory: 0B0000h-0B7FFFh
I/O: 3B4h, 3B5h, 3B8h, 3B9h, 3BAh, 3BFh
VGA = 0, MDA = 0: All MDA and VGA references go to PCI
VGA = 0, MDA = 1: Operation undefined
VGA = 1, MDA = 0: All VGA references go to AGP, MDA
only (I/O 3BFh) go to PCI
VGA =1, MDA = 1: All VGA references go to AGP, All MDA
(including memory) go to PCI
0=Disable
1=Enable
0=BAR3[27:20] are all used for bus number decoding so
BAR3 memory map range is [39:28]
1=BAR3[20] is used for bus number decoding so memory
map range is [39:21]
2=BAR3[21:20] are used for bus number decoding so
memory map range is [39:22]
3=BAR3[22:20] are used for bus number decoding so
memory range is [39:23]
...
7=[26:20] are used for bus number decoding so memory
map range is [39:27]
0=Disable
1=Enable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-29
Northbridge Configuration Registers
AGP_VGA_BIOS
31:24
0x3
AGP VGA BIOS
Indicates that the corresponding (16K) segment should be
mapped to AGP's PCI bus. Bit [24] corresponds to the
addresses 0xC0000-0xC3FFF, and bit [31] maps
addresses 0xDC000-0xDFFFF to AGP's PCI interface. One
or more of these bits should be set if the AGP graphics card
has a ROM BIOS.
This register provides general PCI arbiter mode control
NB_CFG_STAT - RW - 32 bits - nbconfig:0x88
Field Name
CPU_DIVIDER (R)
Bits
3:0
Default
0x0
OUT_CLK_DELAY (R)
4
0x0
IN_CLK_DELAY (R)
5
0x0
Description
CPU Divider
Contains the CPU divider field supplied by the Slot-A CPU
card. Together with [20] and the Bus Len field, this allows
the RS780 to properly program the system bus init logic
using the SIP protocol.
OUTCLK Enable
Indicates that the CPU will delay the OUTCLK to the
RS780. When reset the motherboard is expected to provide
a delay in the etch to center the OUTCLK with the data.
0=Disable
1=Enable
INCLK Enable
Indicates that the RS780 will delay the INCLK to the CPU.
When reset the motherboard is expected to provide a delay
in the etch to center the INCLK with the data.
0=Disable
1=Enable
Reserved0 (R)
7
0x0
Reserved1 (R)
17:16
0x0
SYS_CLK_MUX (R)
28:26
0x0
System Clock Mux. For internal testing only
This register allows the BIOS software to determine what system initialization states have been programmed by resistor
strappings (CPU card, motherboard etc.).
NB_GC_STRAPS - RW - 32 bits - nbconfig:0x8C
Field Name
EXTGFX_ENABLE
Bits
0
Default
0x1
INTGFX_ENABLE (R)
1
0x1
VGA_DISABLE
2
0x0
ID_DISABLE
3
0x0
6:4
0x3
7
8
9
0x0
0x0
0x0
APERTURE_SIZE
F1_MULTI_FUNC_ENABLE
F2_MULTI_FUNC_ENABLE
GFX_DEBUG_BAR_ENABLE
43451 780G Register Reference Guide (Pub) Rev 1.01
2-30
Description
External Graphic Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Enable
1=Disable
0=Enable
1=Disable
0=128MB
1=256MB
2=64MB
3=32MB
4=512MB
5=1GB
6=2GB
7=4GB
© 2009 Advanced Micro Devices, Inc.
Northbridge Configuration Registers
GFX_DEBUG_DECODE_ENABLE
ENINTb
VE (R)
EXT_MEM_EN
BLANK_ROM
POWER_ON_STRAPS
MOBILE (R)
10
11
12
13
14
27:16
28
0x0
0x0
0x0
0x1
0x0
0x0
0x0
CHG_ID (R)
Graphics Controller strap access register
31:29
0x0
Extra strapping signals
This is the value of the pin strap on the DAC_VSYNC pin
during strap capture. The strap name is
STRAP_MOBILE_GFX. This pinstrap changes the Device
ID of the Internal Graphics Device and allows C3
functionality ala STP_AGP#/AGP_BUSY#.
When Pinstrap is 1, it selects the mobile graphics device ID.
When Pinstrap is 0, it selects the desktop graphics device
ID.
CHANGE_ID from nb_efuse.
NB_TOP_OF_DRAM_SLOT1 - RW - 32 bits - nbconfig:0x90
Field Name
TOP_OF_DRAM
Bits
31:23
Default
0x0
Description
PCI Memory Top
This 8-bit field is compared to the incoming PCI Bus master
address to determine if a memory cycle falls within the
RS780’s DRAM region. The BIOS should write to this field
following the completion of the memory sizing algorithm,
after it has determined the total size of the installed
memory.
This register is used to define the top of main system memory. It is used to compare the memory addresses of an external PCI
master to determine if it is in the range of the RS780’s system DRAM. If the address compares then the RS780 will respond to
the bus master access by asserting DEVSEL#
NB_PERF_CNT_CTRL - RW - 32 bits - nbconfig:0xF4
Field Name
GLOBE_CNT_EN
Bits
0
Default
0x0
GLOBE_SHADOW_WR (W)
1
0x0
GLOBE_PERF_RESET (W)
2
0x0
GLOBE_SHADOW_DELAY
GLOBE_SHADOW_DELAY_EN
11:8
15
0x0
0x1
GLOBE_PERF_RESET_DELAY
GLOBE_PERF_RESET_DELAY_EN
19:16
23
0x0
0x1
Performance Counters Control Register
© 2009 Advanced Micro Devices, Inc.
Description
0=Stop all counters
1=Start all counters
Write 1 to load the counter shadow registers. The read back
value has no meaning.
Write 1 for Global RESET of ALL counters. The read back
value has no meaning.
0=Toggle Global Reset to all Counters
Programmable Pulse width for Global Shadow Write Toggle
Enables the Programmable Pulse with for Global Shadow
Write Toggle
0=Disable
1=Enable
Programmable Pulse width for Global Perf Reset Toggle
Enables the Programmable Pulse width for Global Perf
Reset Toggle
0=Disable
1=Enable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-31
Northbridge Configuration Registers
NB_MC_IND_INDEX - RW - 32 bits - nbconfig:0x70
Field Name
MC_IND_ADDR
MC_IND_SEQ_RBS_0
Bits
15:0
16
Default
0x0
0x0
Description
0=Do not access sequencer+gfx return bus block 0
(channels A+B)
1=Access sequencer+gfx return bus block 0 (channels
A+B)
MC_IND_SEQ_RBS_1
17
0x0
0=Do not access sequencer+gfx return bus block 1
(channels C+D)
1=Access sequencer+gfx return bus block 1 (channels
C+D)
MC_IND_SEQ_RBS_2
18
0x0
0=Do not access sequencer+gfx return bus block 2
(channels E+F)
1=Access sequencer+gfx return bus block 2 (channels
E+F)
MC_IND_SEQ_RBS_3
19
0x0
0=Do not access sequencer+gfx return bus block 3
(channels G+H)
1=Access sequencer+gfx return bus block 3 (channels
G+H)
MC_IND_AIC_RBS
20
0x0
0=Do not access aic+cpvf and glb return bus block
1=Access aic+cpvf and glb return bus block
MC_IND_CITF_ARB0
21
0x0
0=Do not access client MCT interface+arbitration block
1=Access client MCT interface+arbitration block
MC_IND_CITF_ARB1
22
0x0
0=Do not access client MCB interface+arbitration block
1=Access client MCB interface+arbitration block
MC_IND_WR_EN
23
0x0
0=Disable write capability (read only)
1=Enable write capability
MC_IND_RD_INV
24
0x0
0=Do not invert data on return bus
1=Invert data on return bus
Index register for accessing MC indirect registers in mmreg (mcind) space. Note: Only mcind 0x10-38 are accessible
NB_MC_IND_DATA - RW - 32 bits - nbconfig:0x74
Field Name
Bits
Default
Description
MC_IND_DATA
31:0
0x0
Data register for accessing MC indirect registers in mmreg (mcind) space. Note: Only mcind 0x10-38 are accessible
43451 780G Register Reference Guide (Pub) Rev 1.01
2-32
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
2.2
PCIE Configuration Registers
PCIE_PORT_INDEX - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xE0
Field Name
Bits
Default
PCIE_INDEX
7:0
0x0
Index register for the PCI Express port indirect registers
Index of bifdecp
Description
PCIE_PORT_DATA - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xE4
Field Name
Bits
Default
PCIE_DATA
31:0
0x0
Data register for the PCI Express port indirect registers
Data of bifdecp
Description
NB_PCIE_VENDOR_ID - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x0
Field Name
VENDOR_ID (R)
Bits
15:0
Default
0x0
Description
NB_PCIE_DEVICE_ID - R - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x2
DEVICE_ID
Field Name
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-33
PCIE Configuration Registers
NB_PCIE_COMMAND - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x4
Field Name
IO_ACCESS_EN
Bits
0
Default
0x0
MEM_ACCESS_EN
1
0x0
BUS_MASTER_EN
2
0x0
SPECIAL_CYCLE_EN (R)
3
0x0
MEM_WRITE_INVALIDATE_EN (R)
4
0x0
PAL_SNOOP_EN (R)
5
0x0
PARITY_ERROR_RESPONSE
6
0x0
AD_STEPPING (R)
7
0x0
SERR_EN
8
0x0
FAST_B2B_EN (R)
9
0x0
INT_DIS
10
0x0
Description
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Enable
1=Disable
NB_PCIE_STATUS - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x6
Field Name
INT_STATUS (R)
CAP_LIST (R)
PCI_66_EN (R)
UDF_EN (R)
Bits
3
4
5
6
Default
0x0
0x1
0x0
0x0
7
8
0x0
0x0
10:9
11
0x0
0x0
RECEIVED_TARGET_ABORT (R)
12
0x0
RECEIVED_MASTER_ABORT (R)
13
0x0
SIGNALED_SYSTEM_ERROR
14
0x0
PARITY_ERROR_DETECTED (R)
15
0x0
FAST_BACK_CAPABLE (R)
MASTER_DATA_PARITY_ERROR (R)
DEVSEL_TIMING (R)
SIGNAL_TARGET_ABORT (R)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-34
Description
0=Disable
1=Enable
0=Inactive
1=Active
0=No Abort
1=Target Abort
0=Inactive
1=Active
0=Inactive
1=Active
0=No Error
1=SERR assert
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_REVISION_ID - R - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x8
Field Name
MINOR_REV_ID
MAJOR_REV_ID
Bits
3:0
7:4
Default
0x0
0x0
Description
NB_PCIE_PROG_INTERFACE - R - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x9
Field Name
PROG_INTERFACE
Bits
7:0
Default
0x0
Description
NB_PCIE_SUB_CLASS - R - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA
SUB_CLASS
Field Name
Bits
7:0
Default
0x0
Description
NB_PCIE_BASE_CLASS - R - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xB
Field Name
BASE_CLASS
Bits
7:0
Default
0x0
Description
NB_PCIE_CACHE_LINE - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xC
Field Name
CACHE_LINE_SIZE
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-35
PCIE Configuration Registers
NB_PCIE_LATENCY - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xD
Field Name
LATENCY_TIMER (R)
Bits
7:0
Default
0x0
Description
NB_PCIE_HEADER - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xE
Field Name
HEADER_TYPE (R)
DEVICE_TYPE (R)
Bits
6:0
7
Default
0x1
0x0
Description
0=Single-Function Device
1=Multi-Function Device
NB_PCIE_BIST - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xF
Field Name
BIST_COMP (R)
BIST_STRT (R)
BIST_CAP (R)
Bits
3:0
6
7
Default
0x0
0x0
0x0
Description
NB_PCIE_SUB_BUS_NUMBER_LATENCY - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x18
Field Name
PRIMARY_BUS
SECONDARY_BUS
SUB_BUS_NUM
SECONDARY_LATENCY_TIMER (R)
Bits
7:0
15:8
23:16
31:24
Default
0x0
0x0
0x0
0x0
Description
NB_PCIE_IO_BASE_LIMIT - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x1C
Field Name
IO_BASE_TYPE (R)
Bits
3:0
Default
0x1
IO_BASE
IO_LIMIT_TYPE (R)
7:4
11:8
0x0
0x1
IO_LIMIT
15:12
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-36
0=16-bit
1=32-bit
Description
0=16-bit
1=32-bit
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_SECONDARY_STATUS - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x1E
Field Name
CAP_LIST (R)
PCI_66_EN (R)
UDF_EN (R)
Bits
4
5
6
Default
0x0
0x0
0x0
7
8
0x0
0x0
DEVSEL_TIMING (R)
SIGNAL_TARGET_ABORT (R)
10:9
11
0x0
0x0
RECEIVED_TARGET_ABORT
12
0x0
RECEIVED_MASTER_ABORT
13
0x0
RECEIVED_SYSTEM_ERROR
14
0x0
PARITY_ERROR_DETECTED
15
0x0
FAST_BACK_CAPABLE (R)
MASTER_DATA_PARITY_ERROR
Description
0=Disable
1=Enable
0=No error
1=Parity error
0=No Abort
1=Target Abort asserted
0=No CA Received
1=Received Completion Abort
0=No UR Received
1=Received Unsupported Request
0=No Error
1=Sent Error Meesage
0=No Error
1=Received Poisoned TLP
NB_PCIE_MEM_BASE_LIMIT - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x20
Field Name
MEM_BASE_TYPE (R)
Bits
3:0
Default
0x0
MEM_BASE_31_20
MEM_LIMIT_TYPE (R)
15:4
19:16
0x0
0x0
MEM_LIMIT_31_20
31:20
0x0
0=32-bit
1=64-bit
Description
0=32-bit
1=64-bit
NB_PCIE_PREF_BASE_LIMIT - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x24
Field Name
PREF_MEM_BASE_TYPE (R)
Bits
3:0
Default
0x1
PREF_MEM_BASE_31_20
PREF_MEM_LIMIT_TYPE (R)
15:4
19:16
0x0
0x1
PREF_MEM_LIMIT_31_20
31:20
0x0
© 2009 Advanced Micro Devices, Inc.
Description
0=32-bit
1=64-bit
0=32-bit
1=64-bit
43451 780G Register Reference Guide (Pub) Rev 1.01
2-37
PCIE Configuration Registers
NB_PCIE_PREF_BASE_UPPER - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x28
Field Name
PREF_BASE_UPPER
Bits
31:0
Default
0x0
Description
NB_PCIE_PREF_LIMIT_UPPER - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x2C
Field Name
PREF_LIMIT_UPPER
Bits
31:0
Default
0x0
Description
NB_PCIE_IO_BASE_LIMIT_HI - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x30
Field Name
IO_BASE_31_16
IO_LIMIT_31_16
Bits
15:0
31:16
Default
0x0
0x0
Description
NB_PCIE_IRQ_BRIDGE_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x3E
Field Name
PARITY_RESPONSE_EN
SERR_EN
ISA_EN
VGA_EN
VGA_DEC
MASTER_ABORT_MODE (R)
SECONDARY_BUS_RESET
FAST_B2B_EN (R)
Bits
0
1
2
3
4
5
6
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
7
0x0
Description
0=Run
1=Reset
0=Disable
1=Enable
NB_PCIE_CAP_PTR - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x34
CAP_PTR (R)
Field Name
Bits
7:0
Default
0x50
43451 780G Register Reference Guide (Pub) Rev 1.01
2-38
Description
50=Point to PM Capability
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_INTERRUPT_LINE - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x3C
Field Name
INTERRUPT_LINE
Bits
7:0
Default
0xff
Description
NB_PCIE_INTERRUPT_PIN - RW - 8 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x3D
Field Name
INTERRUPT_PIN
Bits
7:0
Default
0x0
Description
Note: Bits [7:3] of this field are hardwired to 0.
NB_PCIE_PMI_CAP_LIST - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x50
Field Name
CAP_ID (R)
NEXT_PTR (R)
Bits
7:0
15:8
Default
0x1
0x58
Description
1=PCIE Power Management Registers
NB_PCIE_PMI_CAP - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x52
Field Name
VERSION (R)
PME_CLOCK (R)
DEV_SPECIFIC_INIT (R)
AUX_CURRENT
D1_SUPPORT (R)
D2_SUPPORT (R)
PME_SUPPORT (R)
© 2009 Advanced Micro Devices, Inc.
Bits
2:0
3
5
8:6
9
10
15:11
Default
0x3
0x0
0x0
0x0
0x0
0x0
0x0
3=PMI Spec 1.2
Description
1=Support D1 PM State.
1=Support D2 PM State.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-39
PCIE Configuration Registers
NB_PCIE_PMI_STATUS_CNTL - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x54
Field Name
POWER_STATE
NO_SOFT_RESET (R)
PME_EN
DATA_SELECT (R)
DATA_SCALE (R)
PME_STATUS
B2_B3_SUPPORT (R)
BUS_PWR_EN (R)
PMI_DATA (R)
Bits
1:0
3
8
12:9
14:13
15
22
23
31:24
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_CAP_LIST - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x58
Field Name
CAP_ID (R)
NEXT_PTR (R)
Bits
7:0
15:8
Default
0x10
0xa0
Description
10=PCI Express capable
NB_PCIE_CAP - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x5A
Field Name
VERSION (R)
DEVICE_TYPE (R)
Bits
3:0
7:4
Default
0x2
0x4
SLOT_IMPLEMENTED
INT_MESSAGE_NUM (R)
TCS_ROUTING_SUPPORTED (R)
8
13:9
14
0x0
0x0
0x0
Description
0=PCI Express Cap Version
0=PCI Express Endpoint
1=Legacy PCI Express Endpoint
4=PCI Express Root Complex
NB_PCIE_DEVICE_CAP - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x5C
Field Name
MAX_PAYLOAD_SUPPORT (R)
PHANTOM_FUNC (R)
EXTENDED_TAG (R)
Bits
2:0
4:3
5
Default
0x0
0x0
0x1
L0S_ACCEPTABLE_LATENCY (R)
L1_ACCEPTABLE_LATENCY (R)
ROLE_BASED_ERR_REPORTING (R)
8:6
11:9
15
0x0
0x0
0x0
CAPTURED_SLOT_POWER_LIMIT (R)
CAPTURED_SLOT_POWER_SCALE (R)
FLR_CAPABLE (R)
25:18
27:26
28
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-40
Description
0=128B size
0=No Phantom Functions
0=5 Bit Tag Supported
1=8 Bit Tag Supported
0=Role-Based Error Reporting Disabled
1=Role-Based Error Reporting Enabled
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_DEVICE_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x60
Field Name
CORR_ERR_EN
Bits
0
Default
0x0
NON_FATAL_ERR_EN
1
0x0
FATAL_ERR_EN
2
0x0
USR_REPORT_EN
3
0x0
RELAXED_ORD_EN
4
0x1
MAX_PAYLOAD_SIZE (R)
EXTENDED_TAG_EN
7:5
8
0x0
0x0
PHANTOM_FUNC_EN (R)
9
0x0
AUX_POWER_PM_EN (R)
10
0x0
NO_SNOOP_EN
11
0x1
14:12
15
0x0
0x0
MAX_REQUEST_SIZE (R)
BRIDGE_CFG_RETRY_EN (R)
Description
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=128B size
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
0=128B size
0=Disable
1=Enable
NB_PCIE_DEVICE_STATUS - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x62
Field Name
CORR_ERR
NON_FATAL_ERR
FATAL_ERR
USR_DETECTED
AUX_PWR
TRANSACTIONS_PEND (R)
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-41
PCIE Configuration Registers
NB_PCIE_LINK_CAP - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x64
Field Name
LINK_SPEED (R)
Bits
3:0
Default
0x1
LINK_WIDTH (R)
9:4
0x0
11:10
14:12
17:15
18
19
0x3
0x1
0x2
0x0
0x0
20
21
31:24
0x0
0x0
0x0
PM_SUPPORT (R)
L0S_EXIT_LATENCY (R)
L1_EXIT_LATENCY (R)
CLOCK_POWER_MANAGEMENT (R)
SURPRISE_DOWN_ERR_REPORTING
(R)
DL_ACTIVE_REPORTING_CAPABLE (R)
LINK_BW_NOTIFICATION_CAP (R)
PORT_NUMBER (R)
Description
1=2.5 Gb/s
2=5.0 Gb/s
1 = x1
2 = x2
4 = x4
8 = x8
12 = x12
16 = x16
32 = x32
NB_PCIE_LINK_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x68
Field Name
PM_CONTROL
READ_CPL_BOUNDARY (R)
LINK_DIS
RETRAIN_LINK (W)
COMMON_CLOCK_CFG
EXTENDED_SYNC
CLOCK_POWER_MANAGEMENT_EN
HW_AUTONOMOUS_WIDTH_DISABLE
LINK_BW_MANAGEMENT_INT_EN
LINK_AUTONOMOUS_BW_INT_EN
Bits
1:0
3
Default
0x0
0x0
4
5
6
7
8
9
10
11
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-42
Description
0=64 Byte
1=128 Byte
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_LINK_STATUS - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x6A
Field Name
CURRENT_LINK_SPEED (R)
Bits
3:0
Default
0x1
NEGOTIATED_LINK_WIDTH (R)
9:4
0x0
LINK_TRAINING (R)
SLOT_CLOCK_CFG (R)
11
12
0x0
0x1
DL_ACTIVE (R)
LINK_BW_MANAGEMENT_STATUS
LINK_AUTONOMOUS_BW_STATUS
13
14
15
0x0
0x0
0x0
Description
1=2.5 Gb/s
2=5.0 Gb/s
1 = x1
2 = x2
4 = x4
8 = x8
12 = x12
16 = x16
32 = x32
0=Diff Clock
1=Same Clock
NB_PCIE_SLOT_CAP - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x6C
Field Name
ATTN_BUTTON_PRESENT (R)
PWR_CONTROLLER_PRESENT (R)
MRL_SENSOR_PRESENT (R)
ATTN_INDICATOR_PRESENT (R)
PWR_INDICATOR_PRESENT (R)
HOTPLUG_SURPRISE
HOTPLUG_CAPABLE
SLOT_PWR_LIMIT_VALUE
SLOT_PWR_LIMIT_SCALE
ELECTROMECH_INTERLOCK_PRESEN
T (R)
NO_COMMAND_COMPLETED_SUPPO
RTED (R)
PHYSICAL_SLOT_NUM
Bits
0
1
2
3
4
5
6
14:7
16:15
17
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
18
0x1
31:19
0x0
Description
NB_PCIE_SLOT_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x70
Field Name
ATTN_BUTTON_PRESSED_EN (R)
PWR_FAULT_DETECTED_EN (R)
MRL_SENSOR_CHANGED_EN (R)
PRESENCE_DETECT_CHANGED_EN
COMMAND_COMPLETED_INTR_EN (R)
HOTPLUG_INTR_EN
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-43
PCIE Configuration Registers
ATTN_INDICATOR_CNTL (R)
PWR_INDICATOR_CNTL (R)
PWR_CONTROLLER_CNTL (R)
ELECTOMECH_INTERLOCK_CNTL (R)
DL_STATE_CHANGED_EN
7:6
9:8
10
11
12
0x0
0x0
0x0
0x0
0x0
NB_PCIE_SLOT_STATUS - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x72
Field Name
ATTN_BUTTON_PRESSED (R)
PRESENCE_DETECT_CHANGED
COMMAND_COMPLETED (R)
PRESENCE_DETECT_STATE (R)
ELECTROMECH_INTERLOCK_STATUS
(R)
DL_STATE_CHANGED
Bits
0
3
4
6
7
Default
0x0
0x0
0x0
0x0
0x0
8
0x0
Description
NB_PCIE_ROOT_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x74
Field Name
SERR_ON_CORR_ERR_EN
SERR_ON_NONFATAL_ERR_EN
SERR_ON_FATAL_ERR_EN
PM_INTERRUPT_EN
CRS_SOFTWARE_VISIBILITY_EN
Bits
0
1
2
3
4
Default
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_ROOT_CAP - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x76
Field Name
CRS_SOFTWARE_VISIBILITY (R)
Bits
0
Default
0x1
Description
NB_PCIE_ROOT_STATUS - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x78
Field Name
PME_REQUESTOR_ID (R)
PME_STATUS
PME_PENDING (R)
Bits
15:0
16
17
Default
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-44
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_DEVICE_CAP2 - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x7C
Field Name
CPL_TIMEOUT_RANGE_SUP (R)
CPL_TIMEOUT_DIS_SUP (R)
Bits
3:0
4
Default
0x0
0x0
Description
NB_PCIE_DEVICE_CNTL2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x80
Field Name
CPL_TIMEOUT_VALUE
CPL_TIMEOUT_DIS
Bits
3:0
4
Default
0x0
0x0
Description
NB_PCIE_DEVICE_STATUS2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x82
Field Name
RESERVED (R)
Bits
15:0
Default
0x0
Description
NB_PCIE_LINK_CAP2 - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x84
Field Name
RESERVED (R)
Bits
31:0
Default
0x0
Description
NB_PCIE_LINK_CNTL2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x88
Field Name
TARGET_LINK_SPEED
ENTER_COMPLIANCE
HW_AUTONOMOUS_SPEED_DISABLE
SELECTABLE_DEEMPHASIS (R)
XMIT_MARGIN
ENTER_MOD_COMPLIANCE
COMPLIANCE_SOS
COMPLIANCE_DEEMPHASIS
© 2009 Advanced Micro Devices, Inc.
Bits
3:0
4
5
6
9:7
10
11
12
Default
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
0 = -6 dB
1 = -3 dB
43451 780G Register Reference Guide (Pub) Rev 1.01
2-45
PCIE Configuration Registers
NB_PCIE_LINK_STATUS2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x8A
Field Name
CUR_DEEMPHASIS_LEVEL (R)
Bits
0
Default
0x0
Description
NB_PCIE_SLOT_CAP2 - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x8C
Field Name
RESERVED (R)
Bits
31:0
Default
0x0
Description
NB_PCIE_SLOT_CNTL2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x90
Field Name
RESERVED (R)
Bits
15:0
Default
0x0
Description
NB_PCIE_SLOT_STATUS2 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x92
Field Name
RESERVED (R)
Bits
15:0
Default
0x0
Description
NB_PCIE_MSI_CAP_LIST - R - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA0
CAP_ID
NEXT_PTR
Field Name
Bits
7:0
15:8
Default
0x5
0xb0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-46
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_MSI_MSG_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA2
Bits
0
Default
0x0
MSI_MULTI_CAP (R)
3:1
0x0
MSI_MULTI_EN
6:4
0x0
7
0x0
MSI_EN
Field Name
MSI_64BIT (R)
Description
0=Disable
1=Enable
0=1 message allocated
1=2 messages allocated
2=4 messages allocated
3=8 messages allocated
4=16 messages allocated
5=32 messages allocated
6=Reserved
7=Reserved
0=1 message allocated
1=2 messages allocated
2=4 messages allocated
3=8 messages allocated
4=16 messages allocated
5=32 messages allocated
6=Reserved
7=Reserved
0=Not capable of generating 1 64-bit message address
1=Capable of generating 1 64-bit message address
NB_PCIE_MSI_MSG_ADDR_LO - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA4
Field Name
MSI_MSG_ADDR_LO
Bits
31:2
Default
0x0
Description
NB_PCIE_MSI_MSG_ADDR_HI - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA8
Field Name
MSI_MSG_ADDR_HI (R)
Bits
31:0
Default
0x0
Description
NB_PCIE_MSI_MSG_DATA_64 - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xAC
Field Name
MSI_DATA_64 (R)
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-47
PCIE Configuration Registers
NB_PCIE_MSI_MSG_DATA - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xA8
Field Name
MSI_DATA
Bits
15:0
Default
0x0
Description
NB_PCIE_SSID_CAP_LIST - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xB0
Field Name
CAP_ID (R)
NEXT_PTR (R)
Bits
7:0
15:8
Default
0xd
0xb8
Description
NB_PCIE_SSID_ID - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xB4
Field Name
SUBSYSTEM_VENDOR_ID
SUBSYSTEM_ID
Bits
15:0
31:16
Default
0x0
0x0
Description
NB_PCIE_MSI_MAP_CAP_LIST - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0xB8
Field Name
CAP_ID (R)
NEXT_PTR (R)
EN (R)
FIXD (R)
CAP_TYPE (R)
Bits
7:0
15:8
16
17
31:27
Default
0x8
0x0
0x1
0x1
0x15
Description
NB_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11,
pcieConfigDev12, pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6,
pcieConfigDev7, pcieConfigDev8,pcieConfigDev9:0x100
CAP_ID
CAP_VER
NEXT_PTR
Field Name
Bits
15:0
19:16
31:20
Default
0xb
0x1
0x110
43451 780G Register Reference Guide (Pub) Rev 1.01
2-48
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_VENDOR_SPECIFIC_HDR - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x104
Field Name
VSEC_ID
VSEC_REV
VSEC_LENGTH
Bits
15:0
19:16
31:20
Default
0x1
0x1
0x10
Description
NB_PCIE_VENDOR_SPECIFIC1 - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x108
SCRATCH
Field Name
Bits
31:0
Default
0x0
Description
NB_PCIE_VENDOR_SPECIFIC2 - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x10C
Field Name
SCRATCH
Bits
31:0
Default
0x0
Description
NB_PCIE_VC_ENH_CAP_LIST - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x110
CAP_ID
CAP_VER
NEXT_PTR
Field Name
Bits
15:0
19:16
31:20
Default
0x2
0x1
0x140
Description
NB_PCIE_PORT_VC_CAP_REG1 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x114
Field Name
EXT_VC_COUNT
LOW_PRIORITY_EXT_VC_COUNT
REF_CLK
PORT_ARB_TABLE_ENTRY_SIZE
© 2009 Advanced Micro Devices, Inc.
Bits
2:0
6:4
9:8
11:10
Default
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-49
PCIE Configuration Registers
NB_PCIE_PORT_VC_CAP_REG2 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x118
Field Name
VC_ARB_CAP
VC_ARB_TABLE_OFFSET
Bits
7:0
31:24
Default
0x0
0x0
Description
NB_PCIE_PORT_VC_CNTL - RW - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x11C
Field Name
LOAD_VC_ARB_TABLE (R)
VC_ARB_SELECT
Bits
0
3:1
Default
0x0
0x0
Description
NB_PCIE_PORT_VC_STATUS - R - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x11E
Field Name
VC_ARB_TABLE_STATUS
Bits
0
Default
0x0
Description
NB_PCIE_VC0_RESOURCE_CAP - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x120
Field Name
PORT_ARB_CAP
REJECT_SNOOP_TRANS
MAX_TIME_SLOTS
PORT_ARB_TABLE_OFFSET
Bits
7:0
15
21:16
31:24
Default
0x1
0x0
0x0
0x0
Description
NB_PCIE_VC0_RESOURCE_CNTL - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x124
Field Name
TC_VC_MAP_TC0 (R)
TC_VC_MAP_TC1_7
LOAD_PORT_ARB_TABLE (R)
PORT_ARB_SELECT
VC_ID (R)
VC_ENABLE (R)
Bits
0
7:1
16
19:17
26:24
31
Default
0x1
0x7f
0x0
0x0
0x0
0x1
43451 780G Register Reference Guide (Pub) Rev 1.01
2-50
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_VC0_RESOURCE_STATUS - R - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x12A
Field Name
PORT_ARB_TABLE_STATUS
VC_NEGOTIATION_PENDING
Bits
0
1
Default
0x0
0x1
Description
NB_PCIE_VC1_RESOURCE_CAP - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x12C
Field Name
PORT_ARB_CAP
REJECT_SNOOP_TRANS
MAX_TIME_SLOTS
PORT_ARB_TABLE_OFFSET
Bits
7:0
15
21:16
31:24
Default
0x1
0x0
0x0
0x0
Description
NB_PCIE_VC1_RESOURCE_CNTL - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x130
Field Name
TC_VC_MAP_TC0 (R)
TC_VC_MAP_TC1_7
LOAD_PORT_ARB_TABLE (R)
PORT_ARB_SELECT
VC_ID
VC_ENABLE
Bits
0
7:1
16
19:17
26:24
31
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_VC1_RESOURCE_STATUS - R - 16 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x136
Field Name
PORT_ARB_TABLE_STATUS
VC_NEGOTIATION_PENDING
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
Default
0x0
0x1
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-51
PCIE Configuration Registers
NB_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11,
pcieConfigDev12, pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6,
pcieConfigDev7, pcieConfigDev8,pcieConfigDev9:0x140
Field Name
CAP_ID (R)
CAP_VER (R)
NEXT_PTR (R)
Bits
15:0
19:16
31:20
Default
0x3
0x1
0x150
Description
NB_PCIE_DEV_SERIAL_NUM_DW1 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x144
Field Name
SERIAL_NUMBER_LO
Bits
31:0
Default
0x0
Description
NB_PCIE_DEV_SERIAL_NUM_DW2 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x148
Field Name
SERIAL_NUMBER_HI
Bits
31:0
Default
0x0
Description
NB_PCIE_ADV_ERR_RPT_ENH_CAP_LIST - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x150
Field Name
CAP_ID (R)
CAP_VER (R)
NEXT_PTR (R)
Bits
15:0
19:16
31:20
Default
0x1
0x1
0x190
Description
NB_PCIE_UNCORR_ERR_STATUS - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x154
Field Name
DLP_ERR_STATUS
SURPDN_ERR_STATUS (R)
PSN_ERR_STATUS
FC_ERR_STATUS (R)
CPL_TIMEOUT_STATUS
CPL_ABORT_ERR_STATUS (R)
UNEXP_CPL_STATUS
Bits
4
5
12
13
14
15
16
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-52
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
RCV_OVFL_STATUS (R)
MAL_TLP_STATUS
ECRC_ERR_STATUS (R)
UNSUPP_REQ_ERR_STATUS
ACS_VIOLATION_STATUS
17
18
19
20
21
0x0
0x0
0x0
0x0
0x0
NB_PCIE_UNCORR_ERR_MASK - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x158
Field Name
DLP_ERR_MASK
SURPDN_ERR_MASK (R)
PSN_ERR_MASK
FC_ERR_MASK (R)
CPL_TIMEOUT_MASK
CPL_ABORT_ERR_MASK (R)
UNEXP_CPL_MASK
RCV_OVFL_MASK (R)
MAL_TLP_MASK
ECRC_ERR_MASK (R)
UNSUPP_REQ_ERR_MASK
ACS_VIOLATION_MASK
Bits
4
5
12
13
14
15
16
17
18
19
20
21
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_UNCORR_ERR_SEVERITY - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x15C
Field Name
DLP_ERR_SEVERITY
SURPDN_ERR_SEVERITY (R)
PSN_ERR_SEVERITY
FC_ERR_SEVERITY (R)
CPL_TIMEOUT_SEVERITY
CPL_ABORT_ERR_SEVERITY (R)
UNEXP_CPL_SEVERITY
RCV_OVFL_SEVERITY (R)
MAL_TLP_SEVERITY
ECRC_ERR_SEVERITY (R)
UNSUPP_REQ_ERR_SEVERITY
ACS_VIOLATION_SEVERITY
Bits
4
5
12
13
14
15
16
17
18
19
20
21
Default
0x1
0x1
0x0
0x1
0x0
0x0
0x0
0x1
0x1
0x0
0x0
0x0
Description
NB_PCIE_CORR_ERR_STATUS - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x160
Field Name
RCV_ERR_STATUS
BAD_TLP_STATUS
BAD_DLLP_STATUS
REPLAY_NUM_ROLLOVER_STATUS
REPLAY_TIMER_TIMEOUT_STATUS
ADVISORY_NONFATAL_ERR_STATUS
© 2009 Advanced Micro Devices, Inc.
Bits
0
6
7
8
12
13
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-53
PCIE Configuration Registers
NB_PCIE_CORR_ERR_MASK - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x164
Field Name
RCV_ERR_MASK
BAD_TLP_MASK
BAD_DLLP_MASK
REPLAY_NUM_ROLLOVER_MASK
REPLAY_TIMER_TIMEOUT_MASK
ADVISORY_NONFATAL_ERR_MASK
Bits
0
6
7
8
12
13
Default
0x0
0x0
0x0
0x0
0x0
0x1
Description
NB_PCIE_ADV_ERR_CAP_CNTL - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x168
Field Name
FIRST_ERR_PTR (R)
ECRC_GEN_CAP (R)
ECRC_GEN_EN (R)
ECRC_CHECK_CAP (R)
ECRC_CHECK_EN (R)
Bits
4:0
5
6
7
8
Default
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_HDR_LOG0 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x16C
Field Name
TLP_HDR
Bits
31:0
Default
0x0
Description
NB_PCIE_HDR_LOG1 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x170
TLP_HDR
Field Name
Bits
31:0
Default
0x0
Description
NB_PCIE_HDR_LOG2 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x174
Field Name
TLP_HDR
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-54
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Configuration Registers
NB_PCIE_HDR_LOG3 - R - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x178
TLP_HDR
Field Name
Bits
31:0
Default
0x0
Description
NB_PCIE_ROOT_ERR_CMD - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x17C
Field Name
CORR_ERR_REP_EN
NONFATAL_ERR_REP_EN
FATAL_ERR_REP_EN
Bits
0
1
2
Default
0x0
0x0
0x0
Description
NB_PCIE_ROOT_ERR_STATUS - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12,
pcieConfigDev2, pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x180
Field Name
ERR_CORR_RCVD
MULT_ERR_CORR_RCVD
ERR_FATAL_NONFATAL_RCVD
MULT_ERR_FATAL_NONFATAL_RCVD
FIRST_UNCORRECTABLE_FATAL
NONFATAL_ERROR_MSG_RCVD
FATAL_ERROR_MSG_RCVD
ADV_ERR_INT_MSG_NUM (R)
Bits
0
1
2
3
4
5
6
31:27
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PCIE_ERR_SRC_ID - RW - 32 bits - pcieConfigDev[12:2], pcieConfigDev11, pcieConfigDev12, pcieConfigDev2,
pcieConfigDev3, pcieConfigDev4, pcieConfigDev5, pcieConfigDev6, pcieConfigDev7,
pcieConfigDev8,pcieConfigDev9:0x184
Field Name
ERR_COR_SRC_ID (R)
ERR_FATAL_NONFATAL_SRC_ID (R)
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
31:16
Default
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-55
APC Configuration Registers
2.3
APC Configuration Registers
APC_VENDOR_ID - R - 16 bits - apcconfig:0x0
VENDOR_ID
Field Name
Bits
15:0
Default
0x1022
Description
Vendor Identifier
This 16-bit field identifies the manufacturer of the device:
Advanced Micro Devices, Inc.
APC_DEVICE_ID - R - 16 bits - apcconfig:0x2
DEVICE_ID
Field Name
Bits
15:0
Default
0x9602
Description
Device Identifier
This 16-bit field is assigned by the device manufacturer and
identifies the type of device. The current northbridge Device
ID assignment is 7912
APC_COMMAND - RW - 16 bits - apcconfig:0x4
Field Name
IO_ACCESS_EN
Bits
0
Default
0x0
MEM_ACCESS_EN
1
0x0
BUS_MASTER_EN
2
0x0
SPECIAL_CYCLE_EN (R)
3
0x0
MEM_WRITE_INVALIDATE_EN (R)
4
0x0
PAL_SNOOP_EN (R)
5
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-56
Description
I/O Access Enable
This bit is always 0 because the RS780 does not respond to
I/O cycles on the PCI Bus.
0=Disable
1=Enable
Memory Access Enable
Controls whether PCI memory accesses to system memory
are accepted
0=Disable
1=Enable
Bus Master Enable
This bit is always set, indicating that the RS780 is allowed
to act as a bus master on the PCI Bus.
0=Disable
1=Enable
Special Cycle
This bit is always 0 because the RS780 ignores PCI special
cycles.
0=Disable
1=Enable
Memory Write and Invalidate Enable
This bit is always 0 because the RS780 does not generate
memory write and invalidate commands.
0=Disable
1=Enable
VGA Palette Snoop Enable
This bit is always 0 indicating that the RS780 does not
snoop the VGA palette address range.
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
APC Configuration Registers
PARITY_ERROR_EN (R)
6
0x0
Parity Error Response
This bit is always 0 because the RS780 does not report
data parity errors.
0=Disable
1=Enable
Reserved0 (R)
7
0x0
0=Disable
1=Enable
SERR_EN
8
0x0
System Error Enable
Controls the assertion of SERR#
0=Disable
1=Enable
FAST_B2B_EN (R)
9
0x0
Fast Back-to-Back to Different Devices Enable
This bit is always 0, because the RS780 does not allow
generation of fast back-to-back transactions to different
agents.
0=Disable
1=Enable
Reserved (R)
15:10
0x0
This bit is reserved in PCI 2.3, hardwire to 0.
The AGP/PCI Command and Status register provides coarse control over the PCI-PCI bridge function within the RS780. This
register controls the ability to generate and respond to PCI cycles on both the AGP bus and the PCI bus.
APC_STATUS - RW - 16 bits - apcconfig:0x6
Bits
3:0
4
Default
0x0
0x1
PCI_66_EN (R)
5
0x1
UDF_EN (R)
6
0x0
FAST_BACK_CAPABLE (R)
7
0x0
10:9
0x1
SIGNAL_TARGET_ABORT (R)
11
0x0
RECEIVED_TARGET_ABORT (R)
12
0x0
RECEIVED_MASTER_ABORT (R)
13
0x0
Reserved (R)
CAP_LIST (R)
Field Name
DEVSEL_TIMING (R)
© 2009 Advanced Micro Devices, Inc.
Description
Capabilities List
This bit is set to indicate that this device's configuration
space supports a capabilities list.
66-MHz Capable
Indicate that the RS780 supports 66 MHz PCI operation
User-Definable Features
This bit is always 0 indicating that UDF is not supported by
the RS780.
0=Disable
1=Enable
Fast Back-to-Back Capable
This bit is always 0 indicating that the RS780, as a target, is
not capable of accepting fast back-to-back transactions
when the transactions are not to the same agent.
DEVSEL# Timing
Defines the timing of DEVSEL# on the RS780. The device
only supports medium DEVSEL# timing.
Signaled Target Abort
This bit is always 0 because the RS780 does not terminate
transactions with target aborts.
0=No Abort
1=Target Abort asserted
Received Target Abort
This bit is set whenever a CPU to PCI transaction (except
for a special cycle) is terminated due to a target-abort. This
bit is cleared by writing a 1.
0=Inactive
1=Active
Received Master Abort
This bit is set whenever a CPU to PCI transaction (except
for a special cycle) is terminated due to a master-abort. This
bit is cleared by writing a 1.
0=Inactive
1=Active
43451 780G Register Reference Guide (Pub) Rev 1.01
2-57
APC Configuration Registers
SIGNALED_SYSTEM_ERROR
14
0x0
Signaled System Error
This bit is set whenever the RS780 generates a System
Error and asserts the SERR# line (currently only GART
Error). This bit is cleared by writing a 1.
0=No Error
1=SERR asserted
PARITY_ERROR_DETECTED (R)
15
0x0
Detected Parity Error
This bit is always 0 because the RS780 does not support
data parity checking.
The AGP/PCI Command and Status register provides coarse control over the PCI-PCI bridge function within the RS780. This
register controls the ability to generate and respond to PCI cycles on both the AGP bus and the PCI bus.
APC_REVISION_ID - R - 8 bits - apcconfig:0x8
Field Name
MINOR_REV_ID
MAJOR_REV_ID
Revision Identification
Bits
3:0
7:4
Default
0x0
0x0
Description
Identifies the stepping number of the device
Identifies the revision number of the device
APC_REGPROG_INF - R - 8 bits - apcconfig:0x9
Field Name
REG_LEVEL_PROG_INF
Program Interface
Bits
7:0
Default
0x0
Description
Indicates a PCI/PCI bridge.
APC_SUB_CLASS - R - 8 bits - apcconfig:0xA
Field Name
SUB_CLASS_INF
Sub-Class Code
Bits
7:0
Default
0x4
Description
4=Indicates a PCI/PCI bridge
APC_BASE_CODE - R - 8 bits - apcconfig:0xB
Field Name
BASE_CLASS_CODE
Class Code
Bits
7:0
Default
0x6
Description
Indicates a general Bridge device
APC_CACHE_LINE - R - 8 bits - apcconfig:0xC
Field Name
CACHE_LINE_SIZE
Cache Line Size
Bits
7:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-58
Description
© 2009 Advanced Micro Devices, Inc.
APC Configuration Registers
APC_LATENCY - RW - 8 bits - apcconfig:0xD
Field Name
LATENCY_TIMER
Bits
7:0
Default
0x0
Latency Timer
Description
Defines the minimum amount of time in PCI clock cycles
that the bus master can retain ownership of the bus. This is
mandatory for masters that are capable of performing a
burst consisting of more than two data phases
APC_HEADER - R - 8 bits - apcconfig:0xE
Field Name
HEADER_TYPE
Bits
7:0
Default
0x1
Header Type
Description
Bits [6:5] are 0, indicating that Type 00 Configuration Space
Header format is supported.
APC_BIST - R - 8 bits - apcconfig:0xF
Field Name
BIST_COMP
BIST_STRT
BIST_CAP
Built-in-self-test
Bits
3:0
6
7
Default
0x0
0x0
0x0
Description
APC_SUB_BUS_NUMBER_LATENCY - RW - 32 bits - apcconfig:0x18
Field Name
PRIMARY_BUS
Bits
7:0
Default
0x0
SECONDARY_BUS
15:8
0x0
SUB_BUS_NUMBER
23:16
0x0
SECONDARY_LATENCY_TIMER
31:24
0x0
This Sub bus number and secondary bus latency timer
© 2009 Advanced Micro Devices, Inc.
Description
Primary Bus Number
Records the number of the PCI bus that the primary
interface of the bridge is connected to. The bridge uses this
to decode type 1 configuration transactions on the
secondary interface that should be converted to Special
Cycle transactions on the primary interface.
Secondary Bus Number
Records the number of the PCI bus that the secondary
interface of the bridge is connected to. The bridge use this
to determine when to respond to type 1 configuration
transactions on the primary interface and convert them to
type 0 transactions on the secondary interface.
Sub-Bus Number
Records the number of the highest numbered PCI bus that
is behind (or subordinate to) a bridge. The bridge uses this
in conjuction with the Secondary Bus Number register to
determine when to respond to type 1 configuration
transactions on the primary interface and to pass them on
to the secondary interface.
Secondary Latency Timer
Adheres to the definition of the Latency Timer in the PCI
Local Bus Specification but only applies to the secondary
interface of a PCI to PCI bridge.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-59
APC Configuration Registers
APC_AGP_PCI_IOBASE_LIMIT - RW - 16 bits - apcconfig:0x1C
Field Name
IO_BASE_R (R)
IO_BASE
IO_LIMIT_R (R)
IO_LIMIT
Bits
3:0
7:4
11:8
15:12
Default
0x1
0x0
0x1
0x0
Description
APC_AGP_PCI_STATUS - RW - 16 bits - apcconfig:0x1E
Bits
4
5
6
Default
0x0
0x1
0x0
7
8
10:9
11
0x0
0x0
0x1
0x0
TARGET_ABORT
12
0x0
MASTER_ABORT
13
0x0
SYSTEM_ERROR
14
0x0
PARITY_ERROR (R)
15
0x0
CAP_LIST (R)
_66M (R)
UDF_EN (R)
Field Name
FAST_B2B_CAPABLE (R)
DATA_PERR (R)
DEVSEL_TIMING (R)
SIGNAL_TARGET_ABORT (R)
Description
0=Disable
1=Enable
0=No Abort
1=Target Abort asserted
0=Inactive
1=Active
0=Inactive
1=Active
0=No Error
1=SERR asserted
APC_AGP_PCI_MEMORY_LIMIT_BASE - RW - 32 bits - apcconfig:0x20
Field Name
MEM_BASE_31_20
MEM_LIMIT_31_20
Bits
15:4
31:20
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-60
Description
© 2009 Advanced Micro Devices, Inc.
APC Configuration Registers
APC_AGP_PCI_PREFETCHABLE_LIMIT_BASE - RW - 32 bits - apcconfig:0x24
Field Name
PREF_MEM_BASE_R (R)
Bits
3:0
Default
0x1
Description
0h=32-bit memory decoder
1h=64-bit memory decoder
PREF_MEM_BASE_31_20
15:4
0x0
Prefetchable Memory Base Address
Prefetchable Memory Base Address defines the base
address of the prefetchable address range used by the
AGP target (graphics controller) where control registers and
FIFO-like communication interfaces are mapped. Bits [15:4]
correspond to address bits [31:20]. The lower 20 bits of the
address are assumed to be 0. The memory address range
adheres to 1-Mbyte alignment and granularity.
PREF_MEM_LIMIT_R (R)
19:16
0x1
0h=32-bit memory decoder,
1h=64-bit memory decoder.
PREF_MEM_LIMIT_31_20
31:20
0x0
Prefetchable Memory Limit Address
Prefetchable Memory Limit Address defines the top address
of the prefetchable address range used by the AGP target
(graphics controller) where control registers and FIFO-like
communication interfaces are mapped. The lower 20 bits of
address are assumed to be 0xFFFFF. The memory address
range adheres to 1-Mbyte alignment and granularity.
This register defines the base and the size of the prefetchable memory area within the AGP address space
APC_AGP_PCI_PREFETCHABLE_BASE_Upper - RW - 32 bits - apcconfig:0x28
Field Name
Bits
Default
PREF_MEM_BASE_39_32
7:0
0x0
This register defines the upper base of prefetchable memory area
Description
APC_AGP_PCI_PREFETCHABLE_LIMIT_Upper - RW - 32 bits - apcconfig:0x2C
Field Name
Bits
Default
PREF_MEM_LIMIT_39_32
7:0
0x0
This register defines the upper limit of prefetchable memory area
Description
APC_CAPABILITIES_PTR - R - 32 bits - apcconfig:0x34
Field Name
CAP_PTR
Capabilities Pointer
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x44
Description
This field contains a byte offset into a device's configuration
space containing the first item in the capabilities list.
If no next item exists, then it is set to null. It is hardwired to
0xB0 to indicate SSID capabilities.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-61
APC Configuration Registers
APC_MISC_DEVICE_CTRL - RW - 32 bits - apcconfig:0x40
Field Name
INT_PIN_CTRL
Bits
0
Default
0x0
ApcOrderDisable
1
0x0
ApcP2PDis
2
0x0
ApcIntSelMode
StpAgpMode
3
4
0x0
0x0
ApcBMSetDis
5
0x0
ApcBMSetDis_AGPBUSY
6
0x0
Description
0=Read-Only
1=Read-Writeable
If not set, the APC ordering rule is forced. If set, then the
APC ordering rule is not forced.
0=Enable
1=Disable
If not set, P2P memory writes targeted at internal graphics
is enabled.
0=Enable
1=Disable
If set, Interrupt ABCE will be mapped as EFGH.
If not set, PMArbDis = STP_AGP. If set, only
STP_AGP_Assert message could tigger STP_AGP.
If not set, falling edge of BIF_MST_IDLE# will trigger
BM_Set message if BM_STS was 0 (BMMsgEn has to be
set first to enable BM_Set message generation)
0=Enable
1=Disable
If not set, AGP_BUSY will trigger BM_Set message if
BM_STS is 0 (BMMsgEn has to be set first to enable
BM_Set message generation)
0=Enable
1=Disable
APC_HT_MSI_CAP - R - 32 bits - apcconfig:0x44
Field Name
CAP_ID
CAP_POINTER
EN
Fixd
RESERVED_26_18
CAPABILITY_TYPE
Bits
7:0
15:8
16
17
26:18
31:27
Default
0x8
0xb0
0x1
0x1
0x0
0x15
Description
APC_ADAPTER_ID_W - RW - 32 bits - apcconfig:0x4C
Field Name
Bits
Default
SUBSYSTEM_VENDOR_ID
15:0
0x1022
SUBSYSTEM_ID
31:16
0x9602
Subsystem Vendor ID and Subsystem ID write register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-62
Description
© 2009 Advanced Micro Devices, Inc.
APC Configuration Registers
APC_SSID_CAP_ID - R - 32 bits - apcconfig:0xB0
CAP_ID
NEXT_PTR
Field Name
Bits
7:0
15:8
Default
0xd
0x0
Reserved
31:16
0x0
This read-only register describes the SSID implemented (1.2)
Description
CapID
Next Pointer
Pointer to the next item in the capabilities list.
APC_SSID - R - 32 bits - apcconfig:0xB4
Field Name
SUBSYSTEM_VENDOR_ID
Bits
15:0
Default
0x0
31:16
0x0
Description
(mirror of
APC_ADAPTER_ID_W:SUBSYSTEM_VENDO
R_ID)
SUBSYSTEM_ID
(mirror of
APC_ADAPTER_ID_W:SUBSYSTEM_ID)
Subsystem Vendor ID and Subsystem ID register
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-63
Clock Configuration Registers
2.4
Clock Configuration Registers
OSC_CONTROL - RW - 32 bits - clkconfig:0x40
Field Name
Bits
0
Default
0x1
XTAL_LOW_GAIN
1
0x0
Reserved0 (R)
3
0x0
CPU_STOP_ENABLE
4
0x0
DC_STOP_ENABLE
5
0x0
GFX_REFCLK_OE_TOGGLE
6
0x0
GPP_REFCLK_OE_TOGGLE
7
0x0
SB_REFCLK_OE_TOGGLE
8
0x0
Reserved1 (R)
11
0x0
CPUCLK_SE_OE_TOGGLE
12
0x0
CPUCLK_DIFF_OE_TOGGLE
13
0x0
REF_14M_OE_TOGGLE
14
0x0
ON_CHIP_CLOCK_GENERATOR (R)
18
0x1
SYSCLK_OE_TOGGLE
19
0x0
MEMCLK_OE_TOGGLE
20
0x0
OSC_EN
Scratch register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-64
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
0=Disable
1=Enable
SCRATCH: Can write and read to this register, but it
controls nothing.
0=High Gain
1=Low Gain
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
0=Disable
1=Enable
SCRATCH: Can write and read to this register, but it
controls nothing.
0=Disable
1=Enable
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
0=External clock
1=Internal clock
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
CPLL_CONTROL - RW - 32 bits - clkconfig:0x44
Field Name
CPLL_REFSEL
Bits
0
Default
0x0
CPLL_REF_DELAY
1
0x0
CPLL_VCO_DELAY
2
0x0
CPLL_SKEW4X
5:3
0x0
CPLL_SKEW2X
8:6
0x0
CPLL_SKEW1X_CORE
11:9
0x0
CPLL_CTL
16:12
0x0
CDLL_FREQ_SEL
20:17
0x0
CPLL_LF_MODE
24:21
0x0
RESERVED
27:25
0x0
CPLL_MODE (R)
31:28
0x0
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
MC_CLK_CNTRL - RW - 16 bits - clkconfig:0x58
Field Name
MC_CLKSPEED
MC_USE_CLKSPEED
Bits
1:0
Default
0x0
2
0x0
Control registers for Memory Controller clock speed
Description
Frequency of Memory Controller clock
0=66 MHz
1=100 MHz
2=133 MHz
3=undefined
Matches MC clock to frontside bus or uses register value.
0=Use fronside bus clk speed
1=Use MC_CLKSPEED value
DELAY_SET_IOC_CCLK - RW - 32 bits - clkconfig:0x5C
Field Name
DELAY_SET_ioc_cclk_mst
Bits
4:0
Default
0x2
DELAY_SET_ioc_cclk_slv
9:5
0x2
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
Delay register
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-65
Clock Configuration Registers
MC_CLK_INDEX - RW - 32 bits - clkconfig:0x60
Field Name
MC_CLK_IND_ADDR
spare_31_18 (R)
Bits
17:0
31:18
Default
0x0
0x0
Description
MC_CLK_DATA - RW - 32 bits - clkconfig:0x64
Field Name
MC_CLK_IND_DATA
Bits
31:0
Default
0x0
Description
CT_DISABLE_BIU - RW - 32 bits - clkconfig:0x68
Field Name
BIU_NB1_CPUSTOP_DIS
BIU_NB2_CPUSTOP_DIS
BIU_CCLK_C3
BIU_MCLK_C3
BIU_CCLK_IO_PAD
SYNC_DBL_FLP_EN
DELAY_SET_gpp_cclk
DELAY_SET_gpp_mclk
iCFG_CT_DISABLE_BIU_IO_CCLK4X_P
iCFG_CT_DISABLE_BIU_IO_CCLK4X_N
Disable BIU Control
Bits
0
1
2
3
4
5
10:6
15:11
16
17
Default
0x1
0x1
0x1
0x1
0x1
0x0
0x2
0x2
0x1
0x1
Description
PLL_VOLTAGE_REG_CNTL - RW - 32 bits - clkconfig:0x6C
NB_RSBEN
Field Name
NB_REG_OVERRIDE
NB_RBGADJ
Bits
0
Default
0x0
1
0x0
7:4
0x8
Scratch register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-66
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
CPLL_CONTROL3 - RW - 32 bits - clkconfig:0x70
Bits
2:0
Default
0x1
DLL_CPP
4:3
0x0
DLL_CPN
6:5
0x0
VCOREF
8:7
0x0
CALREF
10:9
0x0
SKEW_REF
12:11
0x0
SKEW_FB
14:13
0x0
REF_DELAY
19:15
0x0
FB_DELAY
24:20
0x0
RESERVED
31:25
0x1
DLL_BIAS
Field Name
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
cpp control3
GC_CLK_CNTRL - RW - 8 bits - clkconfig:0x74
Field Name
spare_0 (R)
GC_STATE (R)
spare_5 (R)
Graphics Controller Clock Control
© 2009 Advanced Micro Devices, Inc.
Bits
0
4:3
Default
0x0
0x0
5
0x0
Description
To restart the GC do the following:
(1) Clear CG_BCLKSTATE to force the internal BCLK (in
GC) to run
(2) Write BIF:PM_STATUS[PMI_POWER_STATE] to 2'b00
to start WAKEUP sequence
(3) Wait until GC_STATE reports a value of 2'b00
(4) Wait 100 us before sending more GC requests to GC
(5) Set bit CG_BCLKSTATE to allow state transition.
0=GC has transitioned to D0
1=
2=
3=GC has transitioned to suspend and 61us later all
BCLK in the GC will stop
43451 780G Register Reference Guide (Pub) Rev 1.01
2-67
Clock Configuration Registers
MC_DATA_DLL_CNTRL_A - RW - 32 bits - clkconfig:0x80
Field Name
DLL_DA_IN_TRIM0
Bits
3:0
Default
0x0
DLL_DA_OUT_TRIM0
7:4
0x0
DLL_DA_IN_TRIM1
11:8
0x0
DLL_DA_OUT_TRIM1
15:12
0x0
DLL_DA_IN_TRIM2
19:16
0x0
DLL_DA_OUT_TRIM2
23:20
0x0
DLL_DA_IN_TRIM3
27:24
0x0
DLL_DA_OUT_TRIM3
31:28
0x0
Scratch register
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH_CLKCFG - RW - 32 bits - clkconfig:0x84
Field Name
Bits
SCRATCH
31:0
Scratch Register for the CLKCFG register space.
Default
0x0
Description
Can write and read to this register, but it controls nothing.
CG_MISC_INPUT_1 - RW - 32 bits - clkconfig:0x78
Field Name
CG_MISC_INPUT_2
Misc input for CG
Bits
31:0
Default
0x0
Description
CG_MISC_INPUT_2 - RW - 32 bits - clkconfig:0x7C
Field Name
CG_MISC_INPUT_2
Misc input for CG
Bits
31:0
Default
0x0
Misc input for CG
Description
MC_ACMD_DLL_CNTRL_A - RW - 8 bits - clkconfig:0x88
Field Name
DLL_CA_IN_TRIM
Bits
3:0
Default
0x0
DLL_CA_OUT_TRIM
7:4
0x0
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
Scratch register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-68
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
MC_ACMD_DLL_CNTRL_B - RW - 8 bits - clkconfig:0x89
Field Name
DLL_CB_IN_TRIM
Bits
3:0
Default
0x0
DLL_CB_OUT_TRIM
7:4
0x0
Scratch register
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
CLKGATE_DISABLE2 - RW - 32 bits - clkconfig:0x8C
Field Name
spare_0
spare_1
spare_2
spare_3
spare_4
spare_5
spare_8
spare_9
spare_10
spare_11
spare_12
CLKGATE_DIS_IOC_CCLK_MST
CLKGATE_DIS_IOC_CCLK_SLV
spare_18
GFX_SCLK_DISABLE
GFX_DISPCLK_DISABLE
spare_22
spare_23
iCFG_CT_DISABLE_LCLK_BIF
CFG_CT_DISABLE_MCLK_BIF
DISABLE_DYNAMIC_CLK_GATING
MC_DELAY_TIMER_EXTEND
dis_watchdog_timer
Register Description.
Bits
0
1
2
3
4
5
8
9
10
11
12
13
14
18
20
21
22
23
24
25
26
30
Default
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x0
0x0
0x1
0x1
0x1
0x1
0x1
0x0
31
0x1
Description
Disables clock gating for IOC MST LCLK branch
Disables clock gating for IOC SLV LCLK branch
Disables GFX engine clock
Disables GFX display clock
Disables clock gating for MCLK going to BIF branch
Extends the delay timer for MEMORY clocks
0=16 clocks
1=32 clocks
CG_MISC_INPUT_3 - RW - 32 bits - clkconfig:0x90
Field Name
CG_cc_max_sclk
CG_cc_overclock_dis
CFG_DISABLE_DYNAMIC_SCLK_GATI
NG
Register Description.
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
8
9
Default
0xff
0x1
0x1
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-69
Clock Configuration Registers
CLKGATE_DISABLE - RW - 32 bits - clkconfig:0x94
Bits
0
Default
0x1
CPUCLK_STOP_MISC
1
0x1
spare_2
2
0x1
spare_3
3
0x1
spare_4
4
0x1
SPARE_7
7
0x0
ENABLE_ANALOG_DLLs
8
0x1
spare_9
9
0x1
spare_10
10
0x1
spare_11
11
0x1
spare_12
12
0x1
spare_13
13
0x1
spare_14
14
0x1
spare_15
15
0x1
CLKGATE_DIS_GFX_TXCLK
spare_17
16
17
0x1
0x1
spare_18
18
0x1
spare_19
19
0x1
spare_20
20
0x1
spare_21
21
0x1
spare_22
22
0x1
spare_23
23
0x1
CLKGATE_DIS_GPPSB_LCLK
24
0x1
spare_25
25
0x1
CLKGATE_IOC_GFX
26
0x1
CLKGATE_IOC_SLV_GFX
27
0x1
CLKGATE_DIS_CFG_S1X
28
0x1
spare_0
Field Name
43451 780G Register Reference Guide (Pub) Rev 1.01
2-70
Description
0=Enable
1=Disable
Disables CPUCLK_STOP stopping CFG and IG2R6 BCLK
and CCLK
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
SCRATCH: Can write and read to this register, but it
controls nothing.
0=Disable
1=Enable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
Disables clock gating for GFX_LCLK branch
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
0=Enable
1=Disable
Disables clock gating for SCLK1X going to cfg
0=Enable
1=Disable
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
spare
29
0x1
DEEP_S1_DISABLE
30
0x1
DISABLE_CLKGATE_GPP2_LCLK
31
0x1
Register Description.
0=Enable
1=Disable
If enabled, S1 mode (CPU_STOP active) will power down
SPLL, BPLL, and MPLL. Otherwise, S1 mode will gate
clocks only.
0=Enable
1=Disable
0=Enable
1=Disable
CPLL_CONTROL2 - RW - 32 bits - clkconfig:0x98
Field Name
CPLL_SKEW1XA
Bits
2:0
Default
0x0
CPLL_SKEW1XB
5:3
0x0
CPLL_IOBUFSEL
6
0x1
CPLL_SPARE
11:7
0x0
CPLL_FLOAT
16:12
0x0
RESERVED
20:17
0x0
CPLL_CP_RB (R)
CPLL_VCO_MODE_RB (R)
CPLL_FWDIV_RB (R)
STRAP_FREQ_SPEED (R)
cppl control2
24:21
26:25
28:27
31:29
0x0
0x0
0x0
0x0
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
Not used
Not used
Not used
Not used
NBCLK_IO_CONTROL - RW - 32 bits - clkconfig:0xBC
SYSCLK_SP
Field Name
Bits
1:0
Default
0x3
SYSCLK_SPB
3:2
0x3
SYSCLK_SRP
5:4
0x3
SYSCLK_SRPB
7:6
0x3
SYS_FBCLKOUT_SP
9:8
0x3
SYS_FBCLKOUT_SPB
11:10
0x3
SYS_FBCLKOUT_SRP
13:12
0x3
SYS_FBCLKOUT_SRPB
15:14
0x3
IOSPLL_IPWDN
16
0x0
IOSPLL_IBYPASS
17
0x0
IOSPLL_IREF_DELAY
18
0x0
© 2009 Advanced Micro Devices, Inc.
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-71
Clock Configuration Registers
IOSPLL_IVCO_DELAY
19
0x0
21:20
0x1
IOSPLL_ICPBW
22
0x0
IOSPLL_IVCOBW
23
0x0
IOSPLL_ISKEW_4X
24
0x0
IOSPLL_IPLL_CNTL
31:28
0x0
IOSPLL_IICP
Scratch register
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
CLK_TOP_THERMAL_ALERT_INTR_EN - RW - 32 bits - clkconfig:0xC0
Field Name
Bits
0
31:1
spare_0
spare_1_31
Default
0x0
0x0
Scratch register
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
CLK_TOP_THERMAL_ALERT_STATUS - RW - 32 bits - clkconfig:0xC4
Field Name
spare_0_31
Scratch register
Bits
31:0
Default
0x0
Description
CLK_TOP_THERMAL_ALERT_WAIT_WINDOW - RW - 32 bits - clkconfig:0xC8
spare_0_29
spare_30_31
Field Name
Bits
29:0
31:30
Default
0x0
0x0
Scratch register
Description
SCRATCH: Can write and read to this register, but it
controls nothing.
clk_top_pwm3_ctrl - RW - 32 bits - clkconfig:0xCC
Field Name
ct_pwm3_en
ct_pwm3_NumberOfCyclesInPeriod
ct_pwm3_NumberOfHighCyclesInPeriod
ct_pwm3_io_oe
This register is for pwm3_ctrl
Bits
0
12:1
24:13
Default
0x0
0x0
0x0
25
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-72
Description
Bit [10]=1 to stop efuse clock
Bit [11]=1 to stop strap clock
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
CLK_TOP_PWM7_CNTL - RW - 32 bits - clkconfig:0x48
Field Name
PWM_HIGH_VOLTAGE
PWM_TIMER_VAL
RESERVED
CLK_TOP_PWM_EN
Bits
11:0
15:12
30:16
31
Default
0x0
0x0
0x0
0x0
Description
clk_top_pwm4_ctrl - RW - 32 bits - clkconfig:0x4C
Field Name
ct_pwm4_en
ct_pwm4_NumberOfCyclesInPeriod
ct_pwm4_NumberOfHighCyclesInPeriod
ct_pwm4_io_oe
Bits
0
12:1
24:13
25
Default
0x0
0x0
0x0
0x0
Description
clk_top_pwm5_ctrl - RW - 32 bits - clkconfig:0x50
Field Name
ct_pwm5_en
ct_pwm5_NumberOfCyclesInPeriod
ct_pwm5_NumberOfHighCyclesInPeriod
ct_pwm5_io_oe
Bits
0
12:1
24:13
25
Default
0x0
0x0
0x0
0x0
Description
clk_top_pwm6_ctrl - RW - 32 bits - clkconfig:0x54
Field Name
ct_pwm6_en
ct_pwm6_NumberOfCyclesInPeriod
ct_pwm6_NumberOfHighCyclesInPeriod
ct_pwm6_io_oe
Bits
0
12:1
24:13
25
Default
0x0
0x0
0x0
0x0
Description
GPIO_ctrl - RW - 32 bits - clkconfig:0xDC
Field Name
GPIO_1_OE
GPIO_1_A
GPIO_1_Y (R)
GPIO_2_OE
GPIO_2_A
GPIO_2_Y (R)
GPIO_3_OE
GPIO_3_A
GPIO_3_Y (R)
GPIO_4_OE
GPIO_4_A
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
4
5
6
8
9
10
12
13
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-73
Clock Configuration Registers
GPIO_4_Y (R)
GPIO_5_OE
GPIO_5_A
GPIO_5_Y (R)
14
16
17
18
0x0
0x0
0x0
0x0
clk_top_spare_pll - RW - 32 bits - clkconfig:0xD0
Field Name
ct_spare_pll_ctl
This register is a spare
Bits
31:0
Default
0x0
Description
CLK_CFG_HTPLL_CNTL - RW - 32 bits - clkconfig:0xD4
Field Name
CLK_CFG_HTPLL_IPCP
CLK_CFG_HTPLL_IDB1CLK0SC
CLK_CFG_HTPLL_IDB1CLK3SC
CLK_CFG_HTPLL_IDB4CLKSC
CLK_CFG_HTPLL_ITXCLKSC
CLK_CFG_HTPLL_IVCO_MODE
CLK_CFG_HTPLL_IPLL_CTL
CLK_CFG_HTPLL_ITMONEN
CLK_CFG_HTPLL_PWDN
iCFG_HT_HTPLL_ITXCLKINV
iCFG_HT_HTPLL_ICLK0SEL
iCFG_HT_HTPLL_ICLK3SEL
iCFG_HT_HTPLL_IVCOREF
iCFG_HT_HTPLL_ICALREF
iCFG_HT_HTPLL_ITSTCLK
Bits
2:0
5:3
8:6
11:9
14:12
16:15
21:17
22
23
24
25
26
28:27
30:29
31
Default
0x4
0x5
0x5
0x5
0x7
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
CLK_TOP_SPARE_A - RW - 32 bits - clkconfig:0xE0
Field Name
MCLK_SWITCH_GFX_EN
spare_7_1
Bits
0
7:1
Default
0x0
0x0
CFG_B1X_CPUSTOP_DIS
8
0x0
CFG_S1X_CPUSTOP_DIS
9
0x0
15:10
16
0x0
0x1
OSC_PD
17
0x0
OSC_SRP
18
0x1
OSC_SRN
19
0x1
OSC_SP
23:20
0x4
OSC_SN
27:24
0x7
spare_31_28
Misc. register for clk_top.
31:28
0x0
spare_15_10
OSC_PU
43451 780G Register Reference Guide (Pub) Rev 1.01
2-74
Description
Bit [1]=REG_ENABLE_ASYNC_OPT
Bit [2]=Switch MC GUI & HOST IDLES to 1
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
SCRATCH: Can write and read to this register, but it
controls nothing.
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
CLK_TOP_SPARE_B - RW - 32 bits - clkconfig:0xE4
Field Name
CLK_TOP_SPAREB
Bits
31:0
Default
0xc
Description
Bits [7:0]=oscin pad control (bits [7:5] inverted on the pad)
Bits [9:8]=spll_gfx_macro control bits (bit [8] inverted)
Bits [11:10]=LVM control
Bits [15:14]=mfreq_cntl
Misc. register for clk_top
CLK_TOP_SPARE_C - RW - 32 bits - clkconfig:0xE8
Field Name
CLK_TOP_SPAREC
Bits
31:0
Default
0x0
Description
Bit [0]=Extend IOC PM timer
Bits [8:2]=HTPLL ILF_MODE [8:2]
Bit [12]=Disable htiu LCLK RX clock gating
Bit [13]=Disable htiu dynamic LCLK RX clock gating
Bit [14]=Disable TXPHY dynamic clocking
Bi t[16]=HTPLL_IPCP[3]
Bit [17]=Stops clock branch to IOC GFX
Misc. register for clk_top
CLK_TOP_SPARE_D - RW - 32 bits - clkconfig:0xEC
Field Name
LOAD_EEPROM_STRAPSb (R)
STRAP_SIDE_PORTb (R)
CLK_TOP_SPARED_31_2 (R)
Misc. status register for clk_top
Bits
0
1
31:2
Default
0x1
0x1
0x0
Description
clk_top_pwm1_ctrl - RW - 32 bits - clkconfig:0xB0
Field Name
ct_pwm1_NumberOfCyclesInPeriod
ct_pwm1_NumberOfHighCyclesInPeriod
ct_pwm1_en
ct_pwm1_io_oe
clk_top_pwm1_ctrl
Bits
11:0
23:12
24
25
Default
0x0
0x0
0x0
0x0
Description
clk_top_pwm2_ctrl - RW - 32 bits - clkconfig:0xB4
Field Name
ct_pwm2_NumberOfCyclesInPeriod
ct_pwm2_NumberOfHighCyclesInPeriod
ct_pwm2_en
ct_pwm2_io_oe
clk_top_pwm2_ctrl
© 2009 Advanced Micro Devices, Inc.
Bits
11:0
23:12
24
25
Default
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-75
Clock Configuration Registers
clk_top_test_ctrl - RW - 32 bits - clkconfig:0xB8
Field Name
ct_test_clk_sel
ct_test_clk_en
ct_test_clk_oe
ct_test_clk_spare
clk_top_test_ctrl
Bits
5:0
6
7
31:16
Default
0x0
0x0
0x0
0x0
Description
CFG_CT_CLKGATE_HTIU - RW - 32 bits - clkconfig:0xF8
Field Name
DISABLE_CLKGATE_HTIU_LCLK_HTM
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_HTM
DISABLE_CLKGATE_HTIU_LCLK_RP
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_RP
DISABLE_CLKGATE_HTIU_LCLK_FCB
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_FCB
DISABLE_CLKGATE_HTIU_LCLK_GCM
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_GCM
DISABLE_CLKGATE_HTIU_LCLK_NB1
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_NB1
DISABLE_CLKGATE_HTIU_LCLK_NB2
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_NB2
ILF_MODE
DISABLE_CLKGATE_HTIU_LCLK_RX
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_RX
DISABLE_CLKGATE_HTIU_LCLK_NB3
DISABLE_DYNAMIC_CLKGATE_HTIU_L
CLK_NB3
Bits
0
1
Default
0x1
0x1
2
3
0x1
0x1
4
5
0x1
0x1
6
7
0x1
0x1
8
9
0x1
0x1
10
11
0x1
0x1
13:12
14
15
0x0
0x1
0x1
16
17
0x1
0x1
Description
CLK_MISC_INDEX - RW - 32 bits - clkconfig:0xF0
Field Name
CLK_MISC_IND_ADDR
CLK_MISC_IND_WR_EN
Bits
7:0
8
Default
0x0
0x0
Description
0=Disable writes to CLK_MISC_DATA
1=Enable writing to CLK_MISC_DATA
CLK_MISC_DATA - RW - 32 bits - clkconfig:0xF4
Field Name
CLKMISCDATA
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-76
Description
© 2009 Advanced Micro Devices, Inc.
Clock Configuration Registers
ILA_CLK_INDEX - RW - 32 bits - clkconfig:0x9C
Field Name
ILA_CLK_IND_ADDR
ILA_CLK_IND_WR_EN
Bits
6:0
7
Default
0x0
0x0
Description
0=Disable writes to ILA_CLK_DATA
1=Enable writing to ILA_CLK_DATA
ILA_CLK_DATA - RW - 32 bits - clkconfig:0xA0
Field Name
ILA_CLK_DATA
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-77
Graphics Controller Registers
2.5
Graphics Controller Registers
VENDOR_ID - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x0
Field Name
VENDOR_ID (R)
Bits
15:0
Default
0x0
Description
This field identifies the manufacturer of the device. 0FFFFh
is an invalid value for Vendor ID.
Vendor Identification
DEVICE_ID - R - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x2
DEVICE_ID
Field Name
Bits
15:0
Default
0x0
Description
This field identifies the particular device. This identifier is
allocated by the vendor.
Device Identification
COMMAND - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x4
Field Name
IO_ACCESS_EN
Bits
0
Default
0x0
MEM_ACCESS_EN
1
0x0
BUS_MASTER_EN
2
0x0
SPECIAL_CYCLE_EN (R)
3
0x0
MEM_WRITE_INVALIDATE_EN (R)
4
0x0
PAL_SNOOP_EN (R)
5
0x0
PARITY_ERROR_RESPONSE
6
0x0
AD_STEPPING (R)
7
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-78
Description
Controls a device's response to I/O Space accesses. A
value of 0 disables the device response. A value of 1 allows
the device to respond to I/O Space accesses. The state
after RST# is 0.
0=Disable
1=Enable
Controls a device's response to Memory Space accesses.
A value of 0 disables the device response. A value of 1
allows the device to respond to Memory Space accesses.
the state after RST# is 0.
0=Disable
1=Enable
Controls the ability of a PCI Express Endpoint to issue
Memory and I/O Read/Write Requests, and the ability of a
Root or Switch Port to forward Memory and I/O Read/Write
Requests in the upstream direction.
0=Disable
1=Enable
Does not apply to PCI Express. Hardwired to 0.
0=Disable
1=Enable
Does not apply to PCI Express. Hardwired to 0.
0=Disable
1=Enable
Does not apply to PCI Express. Hardwired to 0.
0=Disable
1=Enable
Parity Error Response. The default value of this field is 0.
0=Disable
1=Enable
Address and Data Stepping. Does not apply to PCI
Express. Hardwired to 0.
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
SERR_EN
8
0x0
Enables the reporting of Non-fatal and Fatal errors detected
by the device to the Root Complex.
0=Disable
1=Enable
FAST_B2B_EN (R)
9
0x0
Does not apply to PCI Express. Hardwired to 0.
0=Disable
1=Enable
INT_DIS
10
0x0
Controls the ability of a PCI Express device to generate
INTx interrupt Messages. When set, devices are prevented
from generating INTx interrupt Messages. The default value
is 0.
0=Enable
1=Disable
The Command register provides coarse control over a device's ability to generate and respond to PCI cycles.
STATUS - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x6
Field Name
INT_STATUS (R)
Description
Indicates that an INTx interrupt Message is pending
internally to the device.
CAP_LIST (R)
4
0x1
Indicates the presence of an extended capability list item.
Since all PCI Express devices are required to implement
the PCI Express capability structure, this bit must be set to
1.
PCI_66_EN (R)
5
0x0
Does not apply to PCI Express. Hardwired to 0.
UDF_EN (R)
6
0x0
User Defined Status Enable
0=Disable
1=Enable
FAST_BACK_CAPABLE (R)
7
0x0
Does not apply to PCI Express. Hardwired to 0.
MASTER_DATA_PARITY_ERROR
8
0x0
This bit is set by Requestor if its Parity Error Enable bit is
set and either of the following two conditions occurs:
(1) Requestor receives a Completion marked poisoned
(2) Requestor poisons a write Request
0=Inactive
1=Active
DEVSEL_TIMING (R)
10:9
0x0
Does not apply to PCI Express. Hardwired to 0.
SIGNAL_TARGET_ABORT (R)
11
0x0
This bit is set when a device completes a Request using
Completer Abort Completion Status.
0=No Abort
1=Target Abort
RECEIVED_TARGET_ABORT
12
0x0
This bit is set when a Requestor receives a Completion with
Unsupported Request Completion Status.
0=Inactive
1=Active
RECEIVED_MASTER_ABORT
13
0x0
This bit is set when a Requestor receives a Completion with
Unsupported Request Completion Status.
0=Inactive
1=Active
SIGNALED_SYSTEM_ERROR
14
0x0
This bit must be set whenever the device asserts SERR#.
0=No Error
1=SERR assert
PARITY_ERROR_DETECTED
15
0x0
This bit is set when a device sends an ERR_FATAL or
ERR_NONFATAL Message, and the SERR Enable bit in
the Command register is 1.
The Status register is used to record status information for PCI bus related events.
© 2009 Advanced Micro Devices, Inc.
Bits
3
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-79
Graphics Controller Registers
REVISION_ID - R - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x8
Field Name
Bits
Default
Description
MINOR_REV_ID
3:0
0x0
Major revision ID. Set by the vendor.
MAJOR_REV_ID
7:4
0x0
Minor revision ID. Set by the vendor.
Specifies a device specific revision identifier. The value is chosen by the vendor.
PROG_INTERFACE - R - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x9
Field Name
Bits
PROG_INTERFACE
7:0
Register-Level Programming Interface Register
Default
0x0
Description
Unused (only used in a test environment).
SUB_CLASS - R - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA
Field Name
Bits
7:0
SUB_CLASS
Default
0x0
Description
The Class Code register is read-only and is used with the
Base Class Code to identify the specific type of device.
Sub Class Code Register
BASE_CLASS - R - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xB
BASE_CLASS
Field Name
Bits
7:0
Default
0x0
Description
The Class Code register is read-only and is used to identify
the generic function of the device.
Base Class Code Register
CACHE_LINE - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xC
Field Name
CACHE_LINE_SIZE
Bits
7:0
Default
0x0
Description
This read/write register specifies the system cacheline size
in units of DWORDs.
Cache Line Size Register
LATENCY - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xD
Field Name
LATENCY_TIMER (R)
Bits
7:0
Default
0x0
Master Latency Timer Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-80
Description
Primary/Master latency timer does not apply to PCI
Express. Register is hardwired to 0.
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
HEADER - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xE
Field Name
HEADER_TYPE (R)
DEVICE_TYPE (R)
Bits
6:0
7
Default
0x0
0x0
Configuration Space Header
Description
Type 0 or Type 1 Configuration Space
Single function or multi function device
0=Single-Function Device
1=Multi-Function Device
BIST - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xF
Field Name
BIST_COMP (R)
Bits
3:0
Default
0x0
Description
A value of 0 means the device has passed its test. Non-zero
values mean the device failed. Device-specific failure codes
can be encoded in the non-zero value.
BIST_STRT (R)
6
0x0
Write a 1 to invoke BIST. Device resets the bit when BIST is
complete. Software should fail the device if BIST is not
complete after 2 seconds.
BIST_CAP (R)
7
0x0
This bit is read-only and returns 1 the bridge supports BIST,
otherwise 0 is returned
Built In Self Test Register used for control and status of built-in self tests
BASE_ADDR_1 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x10
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
BASE_ADDR_2 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x14
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
BASE_ADDR_3 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x18
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
BASE_ADDR_4 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x1C
Field Name
BASE_ADDR
PCI CFG BAR Registers
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-81
Graphics Controller Registers
BASE_ADDR_5 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x20
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
BASE_ADDR_6 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x24
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
ROM_BASE_ADDR - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x30
Field Name
BASE_ADDR
PCI CFG BAR Registers
Bits
31:0
Default
0x0
Description
CAP_PTR - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x34
Field Name
CAP_PTR (R)
Bits
7:0
Default
0x50
Capability Pointer
Description
Pointer to a linked list of additional capabilities implemented
by this device.
50=Point to PM Capability
INTERRUPT_LINE - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x3C
Field Name
INTERRUPT_LINE
Bits
7:0
Default
0xff
Interrupt Line Register
Description
Interrupt Line register communicates interrupt line routing
information.
INTERRUPT_PIN - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x3D
Field Name
INTERRUPT_PIN (R)
Bits
7:0
Default
0x0
Description
The Interrupt Pin is a read-only register that identifies the
legacy interrupt Message(s) the device (or device function)
uses. Note: Bits [7:3] of this field are hardwired to 0.
Interrupt Pin Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-82
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
ADAPTER_ID - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x2C
Field Name
SUBSYSTEM_VENDOR_ID
Bits
15:0
Default
0x0
31:16
0x0
Description
Subsystem Vendor ID. Specified by the vendor.
(mirror of
ADAPTER_ID_W:SUBSYSTEM_VENDOR_ID)
SUBSYSTEM_ID
Subsystem ID. Specified by the vendor.
(mirror of ADAPTER_ID_W:SUBSYSTEM_ID)
Subsystem Vendor and Subsystem ID Register
MIN_GRANT - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x3E
MIN_GNT (R)
Field Name
Bits
7:0
Default
0x0
Description
Registers do not apply to PCI Express. Hardwired to 0.
MAX_LATENCY - RW - 8 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x3F
MAX_LAT (R)
Field Name
Bits
7:0
Default
0x0
Description
Registers do not apply to PCI Express. Hardwired to 0.
ADAPTER_ID_W - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x4C
Field Name
SUBSYSTEM_VENDOR_ID
SUBSYSTEM_ID
Adapter ID
Bits
15:0
31:16
Default
0x0
0x0
Description
Subsystem Vendor ID. Specified by the vendor.
Subsystem Vendor ID. Specified by the vendor.
PMI_CAP_LIST - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x50
CAP_ID (R)
Field Name
NEXT_PTR (R)
Bits
7:0
Default
0x1
15:8
0x58
Description
Capability ID Must be set to 01h
1=PCIE Power Management Registers
Next Capability Pointer. The offset to the next PCI capability
structure or 00h if no other items exist in the linked list of
capabilities.
Power Management Capbility List
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-83
Graphics Controller Registers
PMI_CAP - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x52
Bits
2:0
Default
0x3
PME_CLOCK (R)
DEV_SPECIFIC_INIT (R)
AUX_CURRENT (R)
D1_SUPPORT (R)
3
5
8:6
9
0x0
0x0
0x0
0x0
D2_SUPPORT (R)
10
0x0
15:11
0x0
VERSION (R)
Field Name
PME_SUPPORT (R)
Power Management Capabilities Register
Description
Version
3=PMI Spec 1.2
Does not apply to PCI Express. Hardwired to 0.
Device Specific Initialization
AUX Current
D1 Support
1=Support D1 PM State.
D2 Support
1=Support D2 PM State.
For a device, this indicates the power states in which the
device may generate a PME.
PMI_STATUS_CNTL - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x54
Field Name
POWER_STATE
NO_SOFT_RESET (R)
PME_EN (R)
DATA_SELECT (R)
DATA_SCALE (R)
PME_STATUS (R)
B2_B3_SUPPORT (R)
BUS_PWR_EN (R)
Bits
1:0
3
8
12:9
14:13
15
22
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
23
0x0
PMI_DATA (R)
31:24
Power Management Status/Control Register
0x0
Power State
Description
PME Enable
Data Select
Data Scale
PME Status
B2/B3 Support Does not apply to PCI Express. Hardwired
to 0.
Bus Power/Clock Control Enable Does not apply to PCI
Express. Hardwired to 0.
Data
PCIE_CAP_LIST - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x58
Description
Indicates the PCI Express Capability structure. This field
must return a Capability ID of 10h indicating that this is a
PCI Express Capability structure.
10=PCI Express capable
NEXT_PTR (R)
15:8
0xa0
Next Capability Pointer. The offset to the next PCI capability
structure or 00h if no other items exist in the linked list of
capabilities.
The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 2.3 configuration space
capability list.
CAP_ID (R)
Field Name
Bits
7:0
Default
0x10
43451 780G Register Reference Guide (Pub) Rev 1.01
2-84
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
PCIE_CAP - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x5A
Description
Indicates PCI-SIG defined PCI Express capability structure
version number.
0=PCI Express Cap Version
DEVICE_TYPE (R)
7:4
0x0
Indicates the type of PCI Express logical device.
0=PCI Express Endpoint
1=Legacy PCI Express Endpoint
4=PCI Express Root Complex
SLOT_IMPLEMENTED (R)
8
0x0
This bit when set indicates that the PCI Express Link
associated with this Port is connected to a slot
INT_MESSAGE_NUM (R)
13:9
0x0
Interrupt Message Number.
TCS_ROUTING_SUPPORTED (R)
14
0x0
Trusted Configuration Routing supported.
The PCI Express Capabilities register identifies PCI Express device type and associated capabilities.
VERSION (R)
Field Name
Bits
3:0
Default
0x2
DEVICE_CAP - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x5C
Field Name
MAX_PAYLOAD_SUPPORT (R)
Description
This field indicates the maximum payload size that the
device can support for TLPs.
0=128B size
PHANTOM_FUNC (R)
4:3
0x0
This field indicates the support for use of unclaimed function
numbers to extend the number of outstanding transactions
allowed by logically combining unclaimed function numbers
with the Tag identifier.
0=No Phantom Functions
EXTENDED_TAG (R)
5
0x1
This field indicates the maximum supported size of the Tag
field as a Requester.
0=5 Bit Tag Supported
1=8 Bit Tag Supported
L0S_ACCEPTABLE_LATENCY (R)
8:6
0x0
This field indicates the acceptable total latency that an
Endpoint can withstand due to the transition from L0s state
to the L0 state.
L1_ACCEPTABLE_LATENCY (R)
11:9
0x0
This field indicates the acceptable latency that an Endpoint
can withstand due to the transition from L1 state to the L0
state.
ROLE_BASED_ERR_REPORTING (R)
15
0x0
0=Role-Based Error Reporting Disabled
1=Role-Based Error Reporting Enabled
CAPTURED_SLOT_POWER_LIMIT (R)
25:18
0x0
(Upstream Ports only). In combination with the Slot Power
Limit Scale value, specifies the upper limit on power
supplied by slot.
CAPTURED_SLOT_POWER_SCALE (R)
27:26
0x0
Specifies the scale used for the Slot Power Limit Value.
FLR_CAPABLE (R)
28
0x0
This field indicates that a device is capable of initiating
Function Level Resets.
The Device Capabilities register identifies PCI Express device specific capabilities.
© 2009 Advanced Micro Devices, Inc.
Bits
2:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-85
Graphics Controller Registers
DEVICE_CNTL - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x60
Field Name
CORR_ERR_EN
Bits
0
Default
0x0
Description
Controls the reporting of correctable errors. The default
value of this field is 0.
0=Disable
1=Enable
NON_FATAL_ERR_EN
1
0x0
Controls the reporting of Non-fatal errors. The default value
of this field is 0.
0=Disable
1=Enable
FATAL_ERR_EN
2
0x0
Controls the reporting of Fatal errors. The default value of
this field is 0.
0=Disable
1=Enable
USR_REPORT_EN
3
0x0
Enables the reporting of Unsupported Requests. The
default value of this field is 0.
0=Disable
1=Enable
RELAXED_ORD_EN
4
0x1
If this bit is set, the device is permitted to set the Relaxed
Ordering bit in the Attributes field of transactions it initiates
that do not require strong write ordering. The default value
of this bit is 1.
0=Disable
1=Enable
MAX_PAYLOAD_SIZE (R)
7:5
0x0
This field sets maximum TLP payload size for the device.
The default value of this field is 000b.
0=128B size
EXTENDED_TAG_EN
8
0x0
Enables a device to use an 8-bit Tag field as a requester. If
the bit is cleared, the device is restricted to a 5-bit Tag field.
Default value of this field is 0.
0=Disable
1=Enable
PHANTOM_FUNC_EN (R)
9
0x0
Enables a device to use unclaimed functions as Phantom
Functions to extend the number of outstanding transaction
identifiers. If the bit is cleared, the device is not allowed to
use Phantom Functions.
0=Disable
1=Enable
AUX_POWER_PM_EN (R)
10
0x0
Enables a device to draw AUX power independent of PME
AUX power.
0=Disable
1=Enable
NO_SNOOP_EN
11
0x1
If this bit is set to 1, the device is permitted to set the No
Snoop bit in the Requester Attributes of transactions it
initiates that do not require hardware enforced cache
coherency. Default value of this bit is 1.
0=Disable
1=Enable
MAX_REQUEST_SIZE (R)
14:12
0x0
Sets the maximum Read Request size for the Device as a
Requester. Default value of this field is 010b.
0=128B size
BRIDGE_CFG_RETRY_EN (R)
15
0x0
0=Disable
1=Enable
The Device Control register controls PCI Express device specific parameters.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-86
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
DEVICE_STATUS - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x62
Field Name
CORR_ERR
NON_FATAL_ERR
FATAL_ERR
USR_DETECTED
AUX_PWR (R)
Bits
0
1
2
3
4
Default
0x0
0x0
0x0
0x0
0x0
Description
Indicates status of correctable errors detected.
Indicates status of Nonfatal errors detected.
Indicates status of Fatal errors detected.
Indicates that the device received an Unsupported Request.
Devices that require AUX power report this bit as set if AUX
power is detected by the device.
TRANSACTIONS_PEND (R)
5
0x0
Endpoints: Indicates that the device has issued Non-Posted
Requests which have not been completed.
Root and Switch Ports: Indicates that a Port has issued
Non-Posted Requests on its own behalf (using the Port's
own Requester ID) which have not been completed.
The Device Status register provides information about PCI Express device specific parameters.
LINK_CAP - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x64
Field Name
LINK_SPEED (R)
Bits
3:0
Default
0x1
LINK_WIDTH (R)
9:4
0x0
PM_SUPPORT (R)
11:10
0x3
L0S_EXIT_LATENCY (R)
14:12
0x1
L1_EXIT_LATENCY (R)
17:15
0x2
18
19
0x0
0x0
20
21
31:24
0x0
0x0
0x0
CLOCK_POWER_MANAGEMENT (R)
SURPRISE_DOWN_ERR_REPORTING
(R)
DL_ACTIVE_REPORTING_CAPABLE (R)
LINK_BW_NOTIFICATION_CAP (R)
PORT_NUMBER (R)
Description
Indicates the maximum Link speed of the given PCI
Express Link.
1=2.5 Gb/s
2=5.0 Gb/s
Indicates the maximum width of the given PCI Express Link.
1 = x1
2 = x2
4 = x4
8 = x8
12 = x12
16 = x16
32 = x32
Indicates the level of ASPM supported on the given PCI
Express Link.
Indicates the L0s exit latency for the given PCI Express
Link. The value reported indicates the length of time this
Port requires to complete transition from L0s to L0.
Indicates the L0s exit latency for the given PCI Express
Link. The value reported indicates the length of time this
Port requires to complete transition from L0s to L0.
Indicates the PCI Express Port number for the given PCI
Express Link.
The Link Capabilities register identifies PCI Express Link specific capabilities.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-87
Graphics Controller Registers
LINK_CNTL - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x68
Field Name
PM_CONTROL
Bits
1:0
Default
0x0
READ_CPL_BOUNDARY (R)
3
0x0
LINK_DIS (R)
4
0x0
RETRAIN_LINK (R)
5
0x0
COMMON_CLOCK_CFG
6
0x0
EXTENDED_SYNC
7
0x0
CLOCK_POWER_MANAGEMENT_EN
8
0x0
HW_AUTONOMOUS_WIDTH_DISABLE
9
0x0
Description
Controls the level of ASPM supported on the given PCI
Express Link. Defined encodings are:
00b=Disabled
01b=L0s Entry Enabled
10b=L1 Entry Enabled
11b=L0s and L1 Entry Enabled
Read Completion Boundary. Indicates the RCB value for
the Root Port
0=64 Byte
1=128 Byte
Disables the Link when set to 1b. The default value of this
field is 0b.
A write of 1b to this bit initiates Link retraining by directing
the Physical Layer LTSSM to the Recovery state. Reads of
this bit always return 0b.
Indicates that this component and the component at the
opposite end of this Link are operating with a distributed
common reference clock. The default value of this field is
0b.
Forces the transmission of 4096 FTS ordered sets in the
L0s state followed by a single SKP ordered set
Determines if the device is permitted to use CLKREQ#
signal to power manage link clock.
When set to 1, this bit disables hardware from changing the
link width for reasons other than attempting to correct
unreliable link operation by reducing link width.
LINK_BW_MANAGEMENT_INT_EN (R)
10
0x0
LINK_AUTONOMOUS_BW_INT_EN (R)
11
0x0
The Link Control register controls PCI Express Link specific parameters.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-88
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
LINK_STATUS - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x6A
Field Name
CURRENT_LINK_SPEED (R)
Bits
3:0
Default
0x1
NEGOTIATED_LINK_WIDTH (R)
9:4
0x0
LINK_TRAINING (R)
11
0x0
SLOT_CLOCK_CFG (R)
12
0x1
Description
Indicates the negotiated Link speed of the given PCI
Express Link
1=2.5 Gb/s
2=5.0 Gb/s
Indicates the negotiated width of the given PCI Express
Link. The defined encodings are as follows:
000001b = x1
000010b = x2
000100b = x4
001000b = x8
001100b = x12
010000b = x16
100000b = x32
All other encodings are reserved.
1 = x1
2 = x2
4 = x4
8 = x8
12 = x12
16 = x16
32 = x32
This read-only bit indicates that Link training is in progress
(Physical Layer LTSSM in Configuration or Recovery state)
or that 1b was written to the Retrain Link bit but Link training
has not yet begun. Hardware clears this bit once Link
training is complete.
Indicates that the component uses the same physical
reference clock that the platform provides on the connector.
If the device uses an independent clock irrespective of the
presence of a reference on the connector, this bit must be
clear.
0=Diff Clock
1=Same Clock
DL_ACTIVE (R)
13
0x0
LINK_BW_MANAGEMENT_STATUS (R)
14
0x0
LINK_AUTONOMOUS_BW_STATUS (R)
15
0x0
The Link Status register provides information about PCI Express Link specific parameters.
DEVICE_CAP2 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x7C
Field Name
Bits
Default
Description
CPL_TIMEOUT_RANGE_SUP (R)
3:0
0x0
PCIE completion timeout range supported
CPL_TIMEOUT_DIS_SUP (R)
4
0x0
PCIE completion timeout disabled supported
The Device Capabilities 2 register identifies PCI Express device specific capabilities.
DEVICE_CNTL2 - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x80
Field Name
Bits
Default
Description
CPL_TIMEOUT_VALUE
3:0
0x0
PCIE completion timeout value
CPL_TIMEOUT_DIS
4
0x0
Disable PCIE completion timeout
The Device Control 2 register controls PCI Express device specific parameters.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-89
Graphics Controller Registers
DEVICE_STATUS2 - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x82
Field Name
Bits
Default
Description
RESERVED (R)
15:0
0x0
The Device Status 2 register provides information about PCI Express device specific parameters.
LINK_CAP2 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x84
Field Name
Bits
Default
RESERVED (R)
31:0
0x0
The Link Capabilities 2 register identifies PCI Express Link specific capabilities.
Description
LINK_CNTL2 - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x88
Field Name
TARGET_LINK_SPEED
Bits
3:0
Default
0x1
Description
The upper limit on the operational speed. This field restricts
the data rate values advertised by an upstream component.
ENTER_COMPLIANCE
4
0x0
Forces a port's transmitter to enter Compliance.
HW_AUTONOMOUS_SPEED_DISABLE
5
0x0
Controls the component's ability to autonomously direct
changes in link speed.
SELECTABLE_DEEMPHASIS (R)
6
0x0
Selectable de-emphasis (in GEN 2 data rate)
0 = -6dB
1 = -3.6dB
XMIT_MARGIN
9:7
0x0
Control the value of the non-deemphasized voltage level at
the transmitter pins
ENTER_MOD_COMPLIANCE
10
0x0
LTSSM transmits modified compliance pattern in
Polling.Compliance if this bit is set to 1.
COMPLIANCE_SOS
11
0x0
When set to 1, the LTSSM is required to send SOS
perioldically in between the (modified) compliance patterns.
COMPLIANCE_DEEMPHASIS
12
0x0
Sets the de-emphasis level in Polling.Compliance state if
the entry occurred due to the 'enter compliance' bit being
1b. When the link is operating at 2.5 GT/s, the setting of this
bit has no effect. This bit is intended for debug, compliance
testing purposes. System firmware and software is allowed
to modify this bit only during debug or compliance testing.
0 = -6 dB
1 = -3dB
The Link Control 2 register controls PCI Express Link specific parameters.
LINK_STATUS2 - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x8A
Field Name
CUR_DEEMPHASIS_LEVEL (R)
Bits
0
Default
0x0
Description
When the link is operating at 5GT/s speed, this bit reflects
the level of de-emphasis.
The Link Status 2 register provides information about PCI Express Link specific parameters.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-90
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
MSI_CAP_LIST - R - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA0
Field Name
Bits
CAP_ID
7:0
NEXT_PTR
15:8
Message Signaled Interrupt Capability Registers
Default
0x5
0x0
Description
Register identifies if a device function is MSI capable
Pointer to the next item on the capabilities list
MSI_MSG_CNTL - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA2
Bits
0
Default
0x0
MSI_MULTI_CAP (R)
3:1
0x0
MSI_MULTI_EN
6:4
0x0
7
0x0
MSI_EN
Field Name
MSI_64BIT (R)
Message Signaled Interrupts Control Register
Description
Enables MSI messaging
0=Disable
1=Enable
Multiple Message Capable register is read to determine the
number of requested messages.
0=1 message allocated
1=2 messages allocated
2=4 messages allocated
3=8 messages allocated
4=16 messages allocated
5=32 messages allocated
6=Reserved
7=Reserved
Multiple Message Enable register is written to indicate the
number of allocated messages.
0=1 message allocated
1=2 messages allocated
2=4 messages allocated
3=8 messages allocated
4=16 messages allocated
5=32 messages allocated
6=Reserved
7=Reserved
Signifies if a device function is capable of generating a
64-bit message address
0=Not capable of generating 1 64-bit message address
1=Capable of generating 1 64-bit message address
MSI_MSG_ADDR_LO - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA4
Field Name
MSI_MSG_ADDR_LO
Message Lower Address
Bits
31:2
Default
0x0
Description
Message Lower Address. Use lower 32-bits of address
MSI_MSG_ADDR_HI - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA8
Field Name
MSI_MSG_ADDR_HI
Message Upper Address
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
Message Upper Address. Use upper 32-bit of address
43451 780G Register Reference Guide (Pub) Rev 1.01
2-91
Graphics Controller Registers
MSI_MSG_DATA_64 - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xAC
Field Name
MSI_DATA_64
64-bit MSI Message Data
Bits
15:0
Default
0x0
Description
Message Data. System specified.
MSI_MSG_DATA - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0xA8
Field Name
MSI_DATA
MSI Message Data
Bits
15:0
Default
0x0
Description
Message Data. System specified.
PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x100
Bits
15:0
Default
0xb
CAP_VER
19:16
0x1
NEXT_PTR
31:20
0x110
CAP_ID
Field Name
Vendor Specific Capability
Description
This field is a PCI-SIG defined ID number that indicates the
nature and format of the extended capability.
This field is a PCI-SIG defined version number that
indicates the version of the capability structure present.
This field contains the offset to the next PCI Express
capability structure or 000h if no other items exist in the
linked list of capabilities.
PCIE_VENDOR_SPECIFIC_HDR - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x104
Field Name
VSEC_ID
VSEC_REV
VSEC_LENGTH
Vendor Specific Header
Bits
15:0
19:16
31:20
Default
0x1
0x1
0x10
Description
Vendor-defined ID number.
Vendor-defined revision number.
Number of bytes in the entire VSEC structure.
PCIE_VENDOR_SPECIFIC1 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x108
Field Name
SCRATCH
Vendor-Specific Scratch Register 1
Bits
31:0
Default
0x0
PCIE scratch register.
Description
PCIE_VENDOR_SPECIFIC2 - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x10C
Field Name
SCRATCH
Vendor-Specific Scratch Register 2
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-92
Description
PCIE scratch register.
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
PCIE_VC_ENH_CAP_LIST - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x110
Bits
15:0
Default
0x2
CAP_VER
19:16
0x1
NEXT_PTR
31:20
0x140
CAP_ID
Field Name
Virtual Channel Enhanced Capability Header
Description
This field is a PCI-SIG defined ID number that indicates the
nature and format of the extended capability.
This field is a PCI-SIG defined version number that
indicates the version of the capability structure present.
This field contains the offset to the next PCI Express
capability structure or 000h if no other items exist in the
linked list of capabilities.
PCIE_PORT_VC_CAP_REG1 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x114
Field Name
EXT_VC_COUNT
Bits
2:0
Default
0x0
LOW_PRIORITY_EXT_VC_COUNT
6:4
0x0
REF_CLK
9:8
0x0
11:10
0x0
PORT_ARB_TABLE_ENTRY_SIZE
Port VC Capability Register 1
Description
Indicates the number of (extended) Virtual Channels in
addition to the default VC supported by the device. This
field is valid for all devices.
Indicates the number of (extended) Virtual Channels in
addition to the default VC belonging to the low-priority VC
group
Indicates the reference clock for Virtual Channels that
support time-based WRR Port Arbitration.
Indicates the size (in bits) of Port Arbitration table entry in
the device.
PCIE_PORT_VC_CAP_REG2 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x118
Field Name
VC_ARB_CAP
VC_ARB_TABLE_OFFSET
Port VC Capability Register 2
Bits
7:0
Default
0x0
31:24
0x0
Description
Indicates the types of VC Arbitration supported by the
device for the Low Priority Virtual Channel group
Indicates the location of the VC Arbitration Table.
PCIE_PORT_VC_CNTL - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x11C
Field Name
LOAD_VC_ARB_TABLE (R)
VC_ARB_SELECT
Bits
0
3:1
Default
0x0
0x0
Port VC Control Register
Description
Used for software to update the VC Arbitration Table.
Used for software to configure the VC arbitration by
selecting one of the supported VC Arbitration schemes
PCIE_PORT_VC_STATUS - R - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x11E
Field Name
VC_ARB_TABLE_STATUS
Port VC Status Register
© 2009 Advanced Micro Devices, Inc.
Bits
0
Default
0x0
Description
Indicates the coherency status of the VC Arbitration Table
43451 780G Register Reference Guide (Pub) Rev 1.01
2-93
Graphics Controller Registers
PCIE_VC0_RESOURCE_CAP - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x120
Field Name
PORT_ARB_CAP
Bits
7:0
Default
0x1
REJECT_SNOOP_TRANS
15
0x0
MAX_TIME_SLOTS
21:16
0x0
PORT_ARB_TABLE_OFFSET
31:24
0x0
VC0 Resource Capability Register
Description
Indicates types of Port Arbitration supported by the VC
resource.
When set to zero, transactions with or without the No Snoop
bit set within the TLP Header are allowed on this VC
Indicates the maximum number of time slots that the VC
resource is capable of supporting
Indicates the location of the Port Arbitration Table
associated with the VC resource.
PCIE_VC0_RESOURCE_CNTL - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x124
Field Name
TC_VC_MAP_TC0 (R)
TC_VC_MAP_TC1_7
LOAD_PORT_ARB_TABLE (R)
Bits
0
7:1
16
Default
0x1
0x7f
0x0
PORT_ARB_SELECT
19:17
0x0
VC_ID (R)
VC_ENABLE (R)
VC0 Resource Control Register
26:24
31
0x0
0x1
Description
Indicates the TCs that are mapped to the VC resource
Indicates the TCs that are mapped to the VC resource
Updates the Port Arbitration logic from the Port Arbitration
Table for the VC resource.
Configures the VC resource to provide a particular Port
Arbitration service.
Assigns a VC ID to the VC resource
Enables a Virtual Channel.
PCIE_VC0_RESOURCE_STATUS - R - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x12A
Field Name
PORT_ARB_TABLE_STATUS
Bits
0
Default
0x0
VC_NEGOTIATION_PENDING
1
0x1
VC0 Resource Status Register
Description
Indicates the coherency status of the Port Arbitration Table
associated with the VC resource
Indicates whether the Virtual Channel negotiation
(initialization or disabling) is in pending state
PCIE_VC1_RESOURCE_CAP - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x12C
Field Name
PORT_ARB_CAP
Bits
7:0
Default
0x1
REJECT_SNOOP_TRANS
15
0x0
MAX_TIME_SLOTS
21:16
0x0
PORT_ARB_TABLE_OFFSET
31:24
0x0
VC1 Resource Capability Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-94
Description
Indicates types of Port Arbitration supported by the VC
resource.
When set to 0, transactions with or without the No Snoop bit
set within the TLP Header are allowed on this VC
Indicates the maximum number of time slots that the VC
resource is capable of supporting
Indicates the location of the Port Arbitration Table
associated with the VC resource.
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
PCIE_VC1_RESOURCE_CNTL - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x130
Field Name
TC_VC_MAP_TC0 (R)
TC_VC_MAP_TC1_7
LOAD_PORT_ARB_TABLE (R)
Bits
0
7:1
16
Default
0x0
0x0
0x0
PORT_ARB_SELECT
19:17
0x0
VC_ID
VC_ENABLE
VC1 Resource Control Register
26:24
31
0x0
0x0
Description
Indicates the TCs that are mapped to the VC resource
Indicates the TCs that are mapped to the VC resource
Updates the Port Arbitration logic from the Port Arbitration
Table for the VC resource.
Configures the VC resource to provide a particular Port
Arbitration service.
Assigns a VC ID to the VC resource
Enables a Virtual Channel.
PCIE_VC1_RESOURCE_STATUS - R - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x136
Field Name
PORT_ARB_TABLE_STATUS
Bits
0
Default
0x0
VC_NEGOTIATION_PENDING
1
0x1
Description
Indicates the coherency status of the Port Arbitration Table
associated with the VC resource
Indicates whether the Virtual Channel negotiation
(initialization or disabling) is in pending state
VC1 Resource Status Register
PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x140
Bits
15:0
Default
0x3
CAP_VER (R)
19:16
0x1
NEXT_PTR (R)
31:20
0x150
CAP_ID (R)
Field Name
Device Serial Number Enhanced Capability header
Description
This field is a PCI-SIG defined ID number that indicates the
nature and format of the extended capability.
This field is a PCI-SIG defined version number that
indicates the version of the capability structure present.
This field contains the offset to the next PCI Express
capability structure or 000h if no other items exist in the
linked list of capabilities.
PCIE_DEV_SERIAL_NUM_DW1 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x144
Field Name
SERIAL_NUMBER_LO
Bits
31:0
Default
0x0
PCI-Express Device Serial Number (1st DW)
Description
Lower 32-bits of IEEE defined 64-bit extended unique
identifier. (EUI-64)
PCIE_DEV_SERIAL_NUM_DW2 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x148
Field Name
SERIAL_NUMBER_HI
Bits
31:0
Default
0x0
Description
Upper 32-bits of IEEE defined 64-bit extended unique
identifier. (EUI-64)
PCI-Express Device Serial Number (2nd DW)
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-95
Graphics Controller Registers
PCIE_ADV_ERR_RPT_ENH_CAP_LIST - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x150
Bits
15:0
Default
0x1
CAP_VER (R)
19:16
0x1
NEXT_PTR (R)
31:20
0x190
CAP_ID (R)
Field Name
Advanced Error Reporting Enhanced Capability header
Description
This field is a PCI-SIG defined ID number that indicates the
nature and format of the extended capability.
This field is a PCI-SIG defined version number that
indicates the version of the capability structure present.
This field contains the offset to the next PCI Express
capability structure or 000h if no other items exist in the
linked list of capabilities.
PCIE_UNCORR_ERR_STATUS - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x154
Field Name
Bits
Default
Description
DLP_ERR_STATUS
4
0x0
Data Link Protocol Error Status
SURPDN_ERR_STATUS (R)
5
0x0
PSN_ERR_STATUS
12
0x0
Poisoned TLP Status
FC_ERR_STATUS (R)
13
0x0
Flow Control Protocol Error Status
CPL_TIMEOUT_STATUS
14
0x0
Completion Timeout Status
CPL_ABORT_ERR_STATUS (R)
15
0x0
Completer Abort Status
UNEXP_CPL_STATUS
16
0x0
Unexpected Completion Status
RCV_OVFL_STATUS (R)
17
0x0
Receiver Overflow Status
MAL_TLP_STATUS
18
0x0
Malformed TLP Status
ECRC_ERR_STATUS (R)
19
0x0
ECRC Error Status
UNSUPP_REQ_ERR_STATUS
20
0x0
Unsupported Request Error Status
ACS_VIOLATION_STATUS
21
0x0
ACS Violation Status
The Uncorrectable Error Status register reports error status of individual error sources on a PCI Express device.
PCIE_UNCORR_ERR_MASK - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x158
Field Name
Bits
Default
Description
DLP_ERR_MASK
4
0x0
Data Link Protocol Error Mask
SURPDN_ERR_MASK (R)
5
0x0
PSN_ERR_MASK
12
0x0
Poisoned TLP Mask
FC_ERR_MASK (R)
13
0x0
Flow Control Protocol Error Mask
CPL_TIMEOUT_MASK
14
0x0
Completion Timeout Mask
CPL_ABORT_ERR_MASK (R)
15
0x0
Completer Abort Mask
UNEXP_CPL_MASK
16
0x0
Unexpected Completion Mask
RCV_OVFL_MASK (R)
17
0x0
Receiver Overflow Mask
MAL_TLP_MASK
18
0x0
Malformed TLP Mask
ECRC_ERR_MASK (R)
19
0x0
ECRC Error Mask
UNSUPP_REQ_ERR_MASK
20
0x0
Unsupported Request Error Mask
ACS_VIOLATION_MASK
21
0x0
ACS Violation mask
The Uncorrectable Error Mask register controls reporting of individual errors by the device to the PCI Express Root Complex via
a PCI Express error Message.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-96
© 2009 Advanced Micro Devices, Inc.
Graphics Controller Registers
PCIE_UNCORR_ERR_SEVERITY - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x15C
Field Name
Bits
Default
Description
DLP_ERR_SEVERITY
4
0x1
Data Link Protocol Error Severity
SURPDN_ERR_SEVERITY (R)
5
0x1
PSN_ERR_SEVERITY
12
0x0
Poisoned TLP Severity
FC_ERR_SEVERITY (R)
13
0x1
Flow Control Protocol Error Severity
CPL_TIMEOUT_SEVERITY
14
0x0
Completion Timeout Error Severity
CPL_ABORT_ERR_SEVERITY (R)
15
0x0
Completer Abort Error Severity
UNEXP_CPL_SEVERITY
16
0x0
Unexpected Completion Error Severity
RCV_OVFL_SEVERITY (R)
17
0x1
Receiver Overflow Error Severity
MAL_TLP_SEVERITY
18
0x1
Malformed TLP Severity
ECRC_ERR_SEVERITY (R)
19
0x0
ECRC Error Severity
UNSUPP_REQ_ERR_SEVERITY
20
0x0
Unsupported Request Error Severity
ACS_VIOLATION_SEVERITY
21
0x0
ACS Violation severity
The Uncorrectable Error Severity register controls whether an individual error is reported as a Nonfatal or Fatal error.
PCIE_CORR_ERR_STATUS - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x160
Field Name
Bits
Default
Description
RCV_ERR_STATUS
0
0x0
Receiver Error Status (
BAD_TLP_STATUS
6
0x0
Bad TLP Status
BAD_DLLP_STATUS
7
0x0
Bad DLLP Status
REPLAY_NUM_ROLLOVER_STATUS
8
0x0
REPLAY_NUM Rollover Status
REPLAY_TIMER_TIMEOUT_STATUS
12
0x0
Replay Timer Timeout Status
ADVISORY_NONFATAL_ERR_STATUS
13
0x0
The Correctable Error Status register reports error status of individual correctable error sources on a PCI Express device.
PCIE_CORR_ERR_MASK - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x164
Field Name
Bits
Default
Description
RCV_ERR_MASK
0
0x0
Receiver Error Mask
BAD_TLP_MASK
6
0x0
Bad TLP Mask
BAD_DLLP_MASK
7
0x0
Bad DLLP Mask
REPLAY_NUM_ROLLOVER_MASK
8
0x0
REPLAY_NUM Rollover Mask
REPLAY_TIMER_TIMEOUT_MASK
12
0x0
Replay Timer Timeout Mask
ADVISORY_NONFATAL_ERR_MASK
13
0x1
The Correctable Error Mask register controls reporting of individual correctable errors by device to the PCI Express Root
Complex via a PCI Express error Message.
PCIE_ADV_ERR_CAP_CNTL - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x168
Field Name
FIRST_ERR_PTR (R)
Bits
4:0
ECRC_GEN_CAP (R)
5
ECRC_GEN_EN
6
ECRC_CHECK_CAP (R)
7
ECRC_CHECK_EN
8
Advanced Error Capabilities and Control Register
© 2009 Advanced Micro Devices, Inc.
Default
0x0
0x0
0x0
0x0
0x0
Description
The First Error Pointer is a read-only register that identifies
the bit position of the first error reported in the
Uncorrectable Error Status register.
Indicates that the device is capable of generating ECRC
Enables ECRC generation. Default value of this field is 0.
Indicates that the device is capable of checking ECRC
Enables ECRC checking. Default value of this field is 0.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-97
Graphics Controller Registers
PCIE_HDR_LOG0 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x16C
Field Name
Bits
Default
TLP_HDR
31:0
0x0
TLP Header 1st DW
Header Log Register captures the Header for the TLP corresponding to a detected error.
Description
PCIE_HDR_LOG1 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x170
Field Name
TLP_HDR
Header Log Register
Bits
31:0
Default
0x0
TLP Header 2nd DW
Description
PCIE_HDR_LOG2 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x174
Field Name
TLP_HDR
Header Log Register
Bits
31:0
Default
0x0
TLP Header 3rd DW
Description
PCIE_HDR_LOG3 - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x178
Field Name
TLP_HDR
Header Log Register
Bits
31:0
Default
0x0
TLP Header 4th DW
Description
PCIE_CAC_ENH_CAP_LIST - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x190
Bits
15:0
Default
0xc
CAP_VER
19:16
0x1
NEXT_PTR
31:20
0x0
CAP_ID
Field Name
Description
This field is a PCI-SIG defined ID number that indicates the
nature and format of the extended capability.
This field is a PCI-SIG defined version number that
indicates the version of the capability structure present.
This field contains the offset to the next PCI Express
capability structure or 000h if no other items exist in the
linked list of capabilities.
Configuration Access Correlation Enhanced Capability Header
PCIE_CAC_DEVICE_CORRELATION - R - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x194
Field Name
DEVICE_CORRELATION
Bits
31:0
Default
0x0
Description
Device Correlation information. Read-only mirror from the
Configuration Access Correlation Trusted Capability.
(mirror of
PCIE_TRUSTED_CAC_DEVICE_CORRELATI
ON:DEVICE_CORRELATION)
Used to confirm that Standard Configuration Requests and Trusted Configuration Requests are targeting the same device.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-98
© 2009 Advanced Micro Devices, Inc.
Power Management Registers
2.6
Power Management Registers
PMI_CAP_LIST - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x50
CAP_ID (R)
Field Name
NEXT_PTR (R)
Bits
7:0
Default
0x1
15:8
0x58
Power Management Capbility List
Description
Capability ID Must be set to 01h
1=PCIE Power Management Registers
Next Capability Pointer. The offset to the next PCI capability
structure or 00h if no other items exist in the linked list of
capabilities.
PMI_CAP - RW - 16 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x52
VERSION (R)
Field Name
Bits
2:0
Default
0x3
PME_CLOCK (R)
DEV_SPECIFIC_INIT (R)
AUX_CURRENT (R)
D1_SUPPORT (R)
3
5
8:6
9
0x0
0x0
0x0
0x0
D2_SUPPORT (R)
10
0x0
15:11
0x0
PME_SUPPORT (R)
Power Management Capabilities Register
Description
Version
3=PMI Spec 1.2
Does not apply to PCI Express. Hardwired to 0.
Device Specific Initialization
AUX Current
D1 Support
1=Support D1 PM State.
D2 Support
1=Support D2 PM State.
For a device, this indicates the power states in which the
device may generate a PME.
PMI_STATUS_CNTL - RW - 32 bits - AudioPcie, GpuF0Pcie,GpuF1Pcie:0x54
Field Name
POWER_STATE
NO_SOFT_RESET (R)
PME_EN (R)
DATA_SELECT (R)
DATA_SCALE (R)
PME_STATUS (R)
B2_B3_SUPPORT (R)
BUS_PWR_EN (R)
Bits
1:0
3
8
12:9
14:13
15
22
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
23
0x0
PMI_DATA (R)
31:24
Power Management Status/Control Register
© 2009 Advanced Micro Devices, Inc.
0x0
Power State
Description
PME Enable
Data Select
Data Scale
PME Status
B2/B3 Support Does not apply to PCI Express. Hardwired
to 0.
Bus Power/Clock Control Enable Does not apply to PCI
Express. Hardwired to 0.
Data
43451 780G Register Reference Guide (Pub) Rev 1.01
2-99
Bus Interface Registers
2.7
Bus Interface Registers
MM_INDEX - RW - 32 bits - GpuF0MMReg,GpuIOReg:0x0
Description
This field specifies the offset (in MM space) of the register
or the offset in FB memory to be accessed. All accesses
must be dword aligned, therefore, bits [1:0] are tied to 0.
Note: Bits [1:0] of this field are hardwired to 0.
MM_APER
31
0x0
This bit specifies whether the address offset is for Register
aperture or FB aperture (Linear Aperture).
0=Register Aperture
1=Linear Aperture 0
General Memory Access. The MM_INDEX and MM_DATA pair of registers are used to indirectly accessed all other memory
mapped registers in the lower 64KB space and the Frame buffer.
MM_OFFSET
Field Name
Bits
30:0
Default
0x0
MM_DATA - RW - 32 bits - GpuF0MMReg,GpuIOReg:0x4
Field Name
Bits
31:0
Description
This field contains the data to be written to or the data read
from the address specified in MM_INDEX.
General Memory Access. The MM_INDEX and MM_DATA pair of registers are used to indirectly access all other BIF memory
mapped registers and the frame buffer.
MM_DATA
Default
0x0
MM_CFGREGS_CNTL - RW - 32 bits -, GpuF0MMReg:0x544C
Field Name
MM_CFG_FUNC_SEL
MM_WR_TO_CFG_EN
Bits
2:0
Default
0x0
3
0x0
Memory-mapped CFG space registers control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-100
Description
Only 1 function's CFG registers can be selected to map in
memory-mapped space.
0=F0
1=F1
2=F2
3=F3
4=F4
5=F5
6=F6
7=F7
Enables memory-mapped register writes to configuration
space registers
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
2.8
Video Graphics Array (VGA) Registers
2.8.1
VGA Control/Status Registers
GENFC_RD - R - 8 bits - GpuF0MMReg,VGA_IO:0x3CA
Field Name
VSYNC_SEL_R
Bits
3
Default
0x0
(mirror of GENFC_WT:VSYNC_SEL_W)
Feature Control Regsiter (Read)
Description
Veritcal sync select (read).
0=Normal vertical sync
1=Sync is 'vertical sync' ORed with 'vertical display
enable'
GENFC_WT - W - 8 bits - GpuF0MMReg:0x3BA, GpuF0MMReg:0x3DA, VGA_IO:0x3BA, VGA_IO:0x3DA
Field Name
VSYNC_SEL_W
Bits
3
Default
0x0
Feature Control Register (Read)
Description
Vertical sync select (write).
0=Normal vertical sync
1=Sync is 'vertical sync' ORed with 'vertical display
enable'
GENMO_WT - W - 8 bits - GpuF0MMReg,VGA_IO:0x3C2
Field Name
GENMO_MONO_ADDRESS_B
Bits
0
Default
0x0
1
0x0
3:2
0x0
ODD_EVEN_MD_PGSEL
5
0x0
VGA_HSYNC_POL
VGA_VSYNC_POL
6
7
0x0
0x0
VGA_RAM_EN
VGA_CKSEL
© 2009 Advanced Micro Devices, Inc.
Description
0=Monochrome emulation, regs at 0x3Bx
1=Color/Graphic emulation, regs at 0x3Dx
0=Disable
1=Enable
0=25.1744MHz (640 Pels)
1=28.3212MHz (720 Pels)
2=Reserved
3=Reserved
0=Selects odd (high) memory locations
1=Selects even (low) memory locations
43451 780G Register Reference Guide (Pub) Rev 1.01
2-101
Video Graphics Array (VGA) Registers
GENMO_RD - R - 8 bits - GpuF0MMReg,VGA_IO:0x3CC
Field Name
GENMO_MONO_ADDRESS_B
Bits
0
Default
0x0
Description
0=Monochrome emulation, regs at 0x3Bx
1=Color/Graphic emulation, regs at 0x3Dx
1
0x0
0=Disable
1=Enable
3:2
0x0
5
0x0
0=25.1744MHz (640 Pels)
1=28.3212MHz (720 Pels)
2=Reserved
3=Reserved
0=Selects odd (high) memory locations
1=Selects even (low) memory locations
6
0x0
7
0x0
(mirror of
GENMO_WT:GENMO_MONO_ADDRESS_B)
VGA_RAM_EN
(mirror of GENMO_WT:VGA_RAM_EN)
VGA_CKSEL
(mirror of GENMO_WT:VGA_CKSEL)
ODD_EVEN_MD_PGSEL
(mirror of
GENMO_WT:ODD_EVEN_MD_PGSEL)
VGA_HSYNC_POL
(mirror of GENMO_WT:VGA_HSYNC_POL)
VGA_VSYNC_POL
(mirror of GENMO_WT:VGA_VSYNC_POL)
GENENB - R - 8 bits - GpuF0MMReg,VGA_IO:0x3C3
BLK_IO_BASE
Field Name
Bits
7:0
Default
0x0
Description
GENS0 - R - 8 bits - GpuF0MMReg,VGA_IO:0x3C2
Field Name
SENSE_SWITCH
CRT_INTR
Bits
4
Default
0x0
7
0x0
Input Status 0 Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-102
Description
DAC comparator read back. Used for monitor detection.
Mirror of [email protected]_CNTL. See
description there.
CRT Interrupt:
0=Vertical retrace interrupt is cleared
1=Vertical retrace interrupt is pending
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
GENS1 - R - 8 bits - GpuF0MMReg:0x3BA, GpuF0MMReg:0x3DA, VGA_IO:0x3BA, VGA_IO:0x3DA
NO_DISPLAY
Field Name
VGA_VSTATUS
PIXEL_READ_BACK
Bits
0
Default
0x0
3
0x0
5:4
0x0
Input Status 1 Register
2.8.2
Description
Display enable.
0=Enable
1=Disable
Vertical Retrace Status.
0=Vertical retrace not active
1=Vertical retrace active
Diagnostic bits 0, 1 respectively.
These two bits are connected to two of the eight colour
outputs (P7:P0) of the attribute controller. Connections are
controlled by ATTR12(5,4) as follows:
0=P2,P0
1=P5,P4
2=P3,P1
3=P7,P6
VGA DAC Control Registers
DAC_CONTROL - RW - 32 bits - [INST0] GpuF0MMReg:0x7058, [INST1] GpuF0MMReg:0x7158
Field Name
DAC_DFORCE_EN
DAC_TV_ENABLE
DAC_ZSCALE_SHIFT
Bits
0
Default
0x0
8
16
0x0
0x0
Description
DAC asynchronous data force enable. Can be used for
sync force as well but DAC_FORCE_OUTPUT_CNTL
achieves the same goal with a more complete feature set.
Asynchronous force requires DAC_x_ASYNC_ENABLE in
DAC_COMPARATOR_ENABLE to be set as well. Drives
DFORCE_EN pin on macro. Forces all DAC channels to
DAC_FORCE_DATA value. Overrides
DAC_FORCE_OUTPUT_CNTL/DAC_FORCE_DATA_EN
control.
DAC zero scale shift enable. Causes DAC to add a small
offset to the levels of all outputs. Drives DAC
ZSCALE_SHIFT pin.
DAC_DATA - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C9
DAC_DATA
Field Name
Bits
5:0
Default
0x0
Description
VGA Palette (DAC) Data. Use DAC_R_INDEX and
DAC_W_INDEX to set read or write mode, and entry to
access. Access order is Red, Green, Blue, and then
auto-increment occurs to next entry. DAC_8BIT_EN
controls whether 6 or 8 bit access.
VGA Palette (DAC) Data
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-103
Video Graphics Array (VGA) Registers
DAC_MASK - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C6
DAC_MASK
Field Name
Bits
7:0
Default
0x0
Description
Masks off usage of individual palette index bits before pixel
index is looked-up in the palette.
0=Do not use this bit of the index
1=Use this bit of the index
Only has an effect in VGA emulation modes
(CRTC_EXT_DISP_EN=0), not for VESA modes or
extended display modes.
Palette index mask for VGA emulation modes.
DAC_R_INDEX - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C7
Field Name
DAC_R_INDEX
Bits
7:0
Default
0x0
Description
Write: Sets the index for a palette (DAC) read operation.
Index auto-increments after every third read of DAC_DATA.
Read: Indicates if palette in read or write mode.
0=Palette in write mode (DAC_W_INDEX last written).
3=Palette in read mode (DAC_R_INDEX last written).
Also see DAC_W_INDEX.
Palette (DAC) Read Index
DAC_W_INDEX - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C8
Field Name
DAC_W_INDEX
Bits
7:0
Default
0x0
Description
Sets the index for a palette (DAC) write operation. Index
auto-increments after every third write of DAC_DATA. Aslo
see DAC_R_INDEX.
Palette (DAC) Write Index
2.8.3
VGA Sequencer Registers
SEQ00 - RW - 8 bits - VGASEQIND:0x0
SEQ_RST0B
Field Name
Bits
0
Default
0x1
SEQ_RST1B
1
0x1
Reset Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-104
Description
Synchronous reset bit 0:
0=Follows SEQ_RST1B
1=Sequencer runs unless SEQ_RST1B=0
Synchronous reset bit 1:
0=Disable character clock, display requests, and H/V
syncs
1=Sequencer runs unless SEQ_RST0B=0
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
SEQ01 - RW - 8 bits - VGASEQIND:0x1
Bits
0
Default
0x1
SEQ_SHIFT2
2
0x0
SEQ_PCLKBY2
3
0x0
SEQ_SHIFT4
4
0x0
SEQ_MAXBW
5
0x1
SEQ_DOT8
Field Name
Description
8/9 Dot Clocks (Modes 1, 2, 3, and 7 use 9-dot characters.
To change bit 0, GENVS(0) must be logical 0).
0=9 dot char clock. Modes 0, 1, 2, 3 & 7
1=8 dot char clock.
Shift load bits.
0=Load video serializer every clock, if SEQ_SHIFT4=0
1=Load video serializer every other clock, if
SEQ_SHIFT4=0
Dot Clock (typically, 320 and 360 horizontal modes use
divide-by-2 to provide 40 column displays. To change this
bit SEQ00[0:0] must be first set to 0)
0=Dot clock is normal
1=Dot clock is divided by 2
Shift load bits.
0=SEQ_SHIFT2 determines serializer loading
1=Load video serializer every fourth clock. Ignore
SEQ_SHIFT2
Screen off.
0=Normal. Screen on
1=Sreen off and blanked. CPU has uninterrupted access
to frame buffer
Clock Mode Register
SEQ02 - RW - 8 bits - VGASEQIND:0x2
Field Name
SEQ_MAP0_EN
Bits
0
Default
0x0
SEQ_MAP1_EN
1
0x0
SEQ_MAP2_EN
2
0x0
SEQ_MAP3_EN
3
0x0
Description
0=Disable write to memory map 0
1=Enable write to memory map 0
0=Disable write to memory map 1
1=Enable write to memory map 1
0=Disable write to memory map 2
1=Enable write to memory map 2
0=Disable write to memory map 3
1=Enable write to memory map 3
SEQ03 - RW - 8 bits - VGASEQIND:0x3
Field Name
SEQ_FONT_B1
SEQ_FONT_B2
SEQ_FONT_A1
SEQ_FONT_A2
SEQ_FONT_B0
SEQ_FONT_A0
Character Map Select Register
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
Character Map Select B Bit 1
Character Map Select B Bit 2
Character Map Select A Bit 1
Character Map Select A Bit 2
Character Map Select B Bit 0
Character Map Select A Bit 0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-105
Video Graphics Array (VGA) Registers
SEQ04 - RW - 8 bits - VGASEQIND:0x4
Bits
1
Default
0x0
SEQ_ODDEVEN
2
0x0
SEQ_CHAIN
3
0x0
SEQ_256K
Field Name
Description
0=64KB memory present. Has no effect since 256KB
always available
1=256KB memory present
0=Even CPU address (A0=0) accesses maps 0 and 2.
Odd address accesses maps 1 and 3
1=Enables sequential access to maps for odd/even
modes. SEQ02 (Map Mask) selects which maps are
used
0=Enables sequential access to maps. SEQ02 (Map
Mask) selects which maps are used
1=For 256 color modes. Map select by CPU address bits
A1:A0
SEQ8_IDX - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C4
SEQ_IDX
Field Name
Bits
2:0
Default
0x0
Description
SEQ8_DATA - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C5
SEQ_DATA
2.8.4
Field Name
Bits
7:0
Default
0x0
Description
VGA CRT Registers
CRTC8_IDX - RW - 8 bits - GpuF0MMReg:0x3B4, GpuF0MMReg:0x3D4, VGA_IO:0x3B4, VGA_IO:0x3D4
VCRTC_IDX
Field Name
Bits
5:0
Default
0x0
Description
CRTC8_DATA - RW - 8 bits - GpuF0MMReg:0x3B5, GpuF0MMReg:0x3D5, VGA_IO:0x3B5, VGA_IO:0x3D5
VCRTC_DATA
Field Name
Bits
7:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-106
Description
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
CRT00 - RW - 8 bits - VGACRTIND:0x0
H_TOTAL
Field Name
Bits
7:0
Default
0x0
Description
Defines the active horizontal display in a scan line, including
the retrace period. The value is five less than the total
number of displayed characters in a scan line.
Horizontal Total Register
CRT01 - RW - 8 bits - VGACRTIND:0x1
H_DISP_END
Field Name
Bits
7:0
Default
0x0
Horizontal Display Enable End Register
Description
Defines the active horizontal dispaly in a scan line. The
value is one less than the total number of displayed
characters in a scan line.
CRT02 - RW - 8 bits - VGACRTIND:0x2
Field Name
H_BLANK_START
Bits
7:0
Default
0x0
Start Horizontal Blanking Register
Description
Defines the horizontal character count that represents the
character coune in the active display area plus the right
borger. In other words, the count is from the start of active
display to the start of triggering of the H blanking pulse.
CRT03 - RW - 8 bits - VGACRTIND:0x3
Field Name
H_BLANK_END
Bits
4:0
Default
0x0
H_DE_SKEW
6:5
0x0
7
0x0
CR10CR11_R_DIS_B
Description
H blanking bits 4-0 respectively. These are the five
low-order bits (of six bits in total) of horizontal character
count for triggering the end of the horizontal blanking pulse.
Display-enable skew:
0=0Skew
1=1Skew
2=2Skew
3=3Skew
Comptibility Read:
0=WrtOnlyToCRT10-11
1=WrtRdToCRT10-11
End Horizontal Blanking Register
CRT04 - RW - 8 bits - VGACRTIND:0x4
Field Name
H_SYNC_START
Start Horizontal Retrace Register
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
These bits define the horizontal character count at which
the horizontal retrace pulse becomes active.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-107
Video Graphics Array (VGA) Registers
CRT05 - RW - 8 bits - VGACRTIND:0x5
H_SYNC_END
Field Name
H_SYNC_SKEW
H_BLANK_END_B5
Bits
4:0
Default
0x0
6:5
0x0
7
0x0
End Horizontal Retrace Register
Description
H Retrace Bits (these are the 5-bit result from the sum of
CRT0 plus the width of the horizontal retrace pulse, in
character clock units).
H Retrace Delay bits (these two bits skew the horizontal
retrace pulse).
H blocking end bit 5 (this is the bit of the 6-bit character
count for the H blanking end pulse). The other five
low-order bits are CRT03[4:0].
CRT06 - RW - 8 bits - VGACRTIND:0x6
Field Name
V_TOTAL
Bits
7:0
Default
0x0
Vertical Total Register
Description
These are the eight low-order bits of the 10-bit vertical total
register. The 2 high-order bits are CRT07[5:0] in the CRTC
overflow register. The value of this register represents the
total number of H raster scans plus vertical retrace (active
display, blanking), minus two scan lines.
CRT07 - RW - 8 bits - VGACRTIND:0x7
Bits
0
Default
0x0
V_DISP_END_B8
1
0x0
V_SYNC_START_B8
2
0x0
V_BLANK_START_B8
3
0x0
LINE_CMP_B8
4
0x0
V_TOTAL_B9
5
0x0
V_DISP_END_B9
6
0x0
V_SYNC_START_B9
7
0x0
V_TOTAL_B8
Field Name
CRTC Overflow Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-108
Description
V Total Bit 8 (CRT06). Bit 8 of 10 bit vertical count for V
Total. For functional description see CRT06 register.
End V Display Bit 8 (CRT12). Bit 8 of 10-bit vertical count
for V Display enable. For functional desription see CRT12
register.
Start V Retrace Bit 8 (CRT10). Bit 8 of 10-bit veritcal count
for V Retrace start. For functional description see CRT10
register.
Start V Blanking Bit 8 (CRT15). Bit 8 of the 10-bit vertical
count for V Blanking start. For functional description see
CRT15 register.
Line compare bit 8 (CRT18). Bit 8 of the 10-bit vertical count
for line compare. For functional description see CRT18
register.
V Total Bit 9 (CRT06). Bit 9 of 10-bit vertical count for V
Total. For functional description see CRT06 register.
End V Display Bit 9 (CRT12). Bit 9 of 10-bit vertical count
for V Display enable end (for functional description see
CRT12 register).
Start V Retrace Bit (CRT10). Bit 9 of 10-bit vertical count for
V Retrace start. For functional description see CRT10
register.
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
CRT08 - RW - 8 bits - VGACRTIND:0x8
Field Name
ROW_SCAN_START
Bits
4:0
Default
0x0
BYTE_PAN
6:5
0x0
Preset Row Scan Register
Description
Preset row scan bit [4:0]. This register is used for
software-controlled vertical scrolling in text or graphics
modes. The value specifies the first line to be scanned after
a V retrace (in the next frame). Each H Retrace pulse
increments the counter by 1, up to the maximum scan line
value programmed by CRT09, then the counter is cleared.
Byte panning control bits 1 and 0 (respectively). Bits 6 and 5
extend the capability of byte panning (shifting) by up to
three characters (for description H_PEL Panning register
ATTR13).
CRT09 - RW - 8 bits - VGACRTIND:0x9
Field Name
MAX_ROW_SCAN
Bits
4:0
Default
0x0
V_BLANK_START_B9
5
0x0
LINE_CMP_B9
6
0x0
DOUBLE_CHAR_HEIGHT
7
0x0
Description
Maximum scan line bits. These bits define a value that is
the actual number of scan line per character minus 1.
Start V Blanking bit 9 (CRT15). Bit 9 of 10-bit veritcal count
for line compare. For functional description see CRT18
register.
Line Compare Bit 9 (CRT18). Bit 9 of 10-bit vertical count
for line compare. For functional description see CRT18
register.
200/400 line scan.
Note: H/V display and blanking timings etc. (in
CRT00-CRT06 registers) are not affected.
0=200LineScan
1=400LineScan
Maximum Scan Line Register
CRT0A - RW - 8 bits - VGACRTIND:0xA
Field Name
CURSOR_START
CURSOR_DISABLE
Cursor Start Register
© 2009 Advanced Micro Devices, Inc.
Bits
4:0
Default
0x0
5
0x0
Description
Cursor start bits [4:0] (respectively). These bits define a
value that is the starting scan line (on a character row) for
the line cursor. The 5-bit value is equal to the actual number
minus one. This value is used together with the Cursor End
Bits CRT0B[4:0] to determine the height of the cursor. The
cursor height in VGA does not wrap around (as in EGA) and
is actually absent when the 'end' value is less than the 'start'
value. In EGA when the 'end' value is less, the cursor is a
full block cursor the same height as the character cell.
Cursor on/off.
0=On
1=Off
43451 780G Register Reference Guide (Pub) Rev 1.01
2-109
Video Graphics Array (VGA) Registers
CRT0B - RW - 8 bits - VGACRTIND:0xB
Field Name
CURSOR_END
Bits
4:0
Default
0x0
CURSOR_SKEW
6:5
0x0
Cursor End Register
Description
Cursor End Bits [4:0], respectively. These bits define the
ending scan row (on a character line) for the line cursor. In
EGA, this 5-bit value is equal to the actual number of lines
plus one. The cursor height in VGA does not wrap around
(as in EGA) and is actually absent when the 'end' value is
less than the 'start' value. In EGA when the 'end' value is
less, the cursor is a full block cursor the same height as the
character cell.
Cursor Skew Bits [1:0], respectively. These bits define the
number of characters the cursor is to be shifted to the right
(skewed) from the character pointed at by the cursor
location (registers CRT0E and CRT0F), in VGA mode.
Skew values when in EGA mode are enclosed in brackets.
CRT0C - RW - 8 bits - VGACRTIND:0xC
Field Name
DISP_START
Bits
7:0
Default
0x0
Description
SA bits [15:8]. These are the eight high-order bits of the
16-bit display buffer start location. The low order bits are
contained in CRT0D.-In split screen mode, CRT0C =
CRT0D point to the starting location of screen A (top half.)
The starting address for screen B is always 0.
Start Address (High Byte) Register
CRT0D - RW - 8 bits - VGACRTIND:0xD
DISP_START
Field Name
Bits
7:0
Default
0x0
Description
SA bits [7:0]. These are the eight low-order bits of the 16-bit
display buffer start location. The high-order bits are
contained in CRT0C. In split creen mode, CRT0C + CRT0D
points to the starting location of screen A (top half.) The
starting address for screen B is always 0.
Start Address (Low Byte) Register
CRT0E - RW - 8 bits - VGACRTIND:0xE
Field Name
CURSOR_LOC_HI
Bits
7:0
Default
0x0
Cursor Location (High Byte) Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-110
Description
CA bits [15:8]. These are the eight high-order bits of the 16
bit cursor start address. The low-order CA bits are
contained in CRT0F. This address is relative to the start of
physical display memory address pointed to by CRT0C +
CRT0D. In other words, if CRT0C + CRT0D is changed, the
cursor still pints to the same character as before.
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
CRT0F - RW - 8 bits - VGACRTIND:0xF
Field Name
CURSOR_LOC_LO
Bits
7:0
Default
0x0
Description
CA bits [7:0]. These are the eight low-order bits of the 16 bit
cursor start address. The high-order CA bits are contained
in CRT0E. This address is relative to the start of physical
display memory address pointed to by CRT0C + CRT0D. In
other words, if CRT0C + T0D is changed, the cursor still
points to the same character as before
Cursor Location (Low Byte) Register
CRT10 - RW - 8 bits - VGACRTIND:0x10
Field Name
V_SYNC_START
Bits
7:0
Default
0x0
Description
Bits CRT10[7:0] are the eight low-order bits of the 10-bit
vertical retrace start count. The two high-order bits are
CRTt07[2:7], located in the CRTC overflow register. These
bits define the horizontal scan count that triggers the V
retrace pulse.
Start Vertical Retrace Register
CRT11 - RW - 8 bits - VGACRTIND:0x11
Bits
3:0
Default
0x0
V_INTR_CLR
4
0x0
V_INTR_EN
5
0x0
SEL5_REFRESH_CYC
6
0x0
C0T7_WR_ONLY
7
0x0
V_SYNC_END
Field Name
Description
V Retrace End Bits [3:0]. Bits CRT11[0:3] define the
horizontal scan count that triggers the end of the V Retrace
pulse.
V Retrace Interrupt Set
0=VRetraceIntCleared
1=Not Cleared
V Retrace Interrupt Disabled
0=VRetraceIntEna
1=Disable
0=3 DRAM Refresh/Horz Line
1=5 DRAM Refresh/Horz Line
Write Protect (CRT00-CRT06). All register bits except
CRTO7[4] are write protected.
0=EnaWrtToCRT00-07
1=C0T7B4WrtOnly
End Vertical Retrace Register
CRT12 - RW - 8 bits - VGACRTIND:0x12
V_DISP_END
Field Name
Vertical Display Enable End Register
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
These are the eight low-order bits of the 10-bit register
containing the horizontal scan count indicating where the
active display on the screen should end. The high-order bits
are CRT07 [1:6] in the CRT overflow register.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-111
Video Graphics Array (VGA) Registers
CRT13 - RW - 8 bits - VGACRTIND:0x13
DISP_PITCH
Field Name
Bits
7:0
Default
0x0
Offset Register
Description
These bits define an offset value, equal to the logical line
width of the screen (from the first character of the current
line to the first character of the next line). Memory
organization is dependent on the video mode. Bit CRT17[6]
selects byte or word mode. Bit CRT14[6], which overrides
the byte/word mode setting, selects Double-Word mode
when it is logical one. The first character of the next line is
specified by the start address (CRT0C + CRT0D) plus the
offset. The offset for byte mode is 2x CRT13; for word
mode, 4x; for double word mode 8x.
CRT14 - RW - 8 bits - VGACRTIND:0x14
Field Name
UNDRLN_LOC
ADDR_CNT_BY4
DOUBLE_WORD
Bits
4:0
5
Default
0x0
0x0
6
0x0
Description
0=Char. Clock
1=CountBy4
0=Disable
1=DoubleWordMdEna
CRT15 - RW - 8 bits - VGACRTIND:0x15
Field Name
V_BLANK_START
Bits
7:0
Default
0x0
Description
These are the eight low-order bits of the 10-bit vertical
blanking start register. Bit 9 is CRT09[5]; bit 8 is CRT07[3]The 10 bits specify the starting location of the vertical
blaning pulse, in units of horizontal scan lines. The value is
equal to the actual number of displayed lines minus one.
Start Vertical Blanking Register
CRT16 - RW - 8 bits - VGACRTIND:0x16
Field Name
V_BLANK_END
Bits
7:0
Default
0x0
Description
These bits define the point at which to trigger the end of the
vertical blanking pulse. The location is specified in units of
horizontal scan lines. The value to be storeed in this
register is the seven low-order bits of the sum of 'pulse
width count' plus the content of Start Vertical Blanking
register (CRT15) minus one.
End Vertical Blanking Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-112
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
CRT17 - RW - 8 bits - VGACRTIND:0x17
Field Name
RA0_AS_A13B
RA1_AS_A14B
VCOUNT_BY2
ADDR_CNT_BY2
WRAP_A15TOA0
BYTE_MODE
CRTC_SYNC_EN
Bits
0
1
2
3
5
6
Default
0x0
0x0
0x0
0x0
0x0
0x0
7
0x0
Description
0=WordMode
1=ByteMode
0=Disable HVSync
1=EnaHVSync
CRT18 - RW - 8 bits - VGACRTIND:0x18
LINE_CMP
Field Name
Bits
7:0
Default
0x0
Line Compare Register
Description
These bits are the eight low-order of the 10-bit line compare
register. Bit 8 is CRT07[4], bit 9 is CRT09[6]. The value of
this register is used to disable scrolling on a portion of the
display screen, as when split screen is active. When the
vertical counter reaches this value, the memory address
and row scan counters are cleared. The screen area above
the line specified by the register is commonly called screen
A. The screen below is screen B. Screen B cannot be
scrolled, but it can panned only together with screen A,
controlled by the PEL panning compatibility bit ATTR10[5].
(For a description of this control bit see ATTR10[5].)
CRT1E - R - 8 bits - VGACRTIND:0x1E
Field Name
GRPH_DEC_RD1
Bits
1
Default
0x0
Description
CRT1F - R - 8 bits - VGACRTIND:0x1F
Field Name
GRPH_DEC_RD0
Bits
7:0
Default
0x0
Description
CRT22 - R - 8 bits - VGACRTIND:0x22
Field Name
GRPH_LATCH_DATA
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-113
Video Graphics Array (VGA) Registers
2.8.5
VGA Graphics Registers
GRPH8_IDX - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3CE
GRPH_IDX
Field Name
Bits
3:0
Default
0x0
Description
GRPH8_DATA - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3CF
GRPH_DATA
Field Name
Bits
7:0
Default
0x0
Description
GRA00 - RW - 8 bits - VGAGRPHIND:0x0
Field Name
GRPH_SET_RESET0
GRPH_SET_RESET1
GRPH_SET_RESET2
GRPH_SET_RESET3
Bits
0
1
2
3
Default
0x0
0x0
0x0
0x0
Description
GRA01 - RW - 8 bits - VGAGRPHIND:0x1
Field Name
GRPH_SET_RESET_ENA0
GRPH_SET_RESET_ENA1
GRPH_SET_RESET_ENA2
GRPH_SET_RESET_ENA3
Bits
0
1
2
3
Default
0x0
0x0
0x0
0x0
Description
GRA02 - RW - 8 bits - VGAGRPHIND:0x2
Field Name
GRPH_CCOMP
Bits
3:0
Default
0x0
Description
GRA03 - RW - 8 bits - VGAGRPHIND:0x3
Field Name
GRPH_ROTATE
GRPH_FN_SEL
Bits
2:0
4:3
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-114
Description
0=Replace
1=AND
2=OR
3=XOR
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
GRA04 - RW - 8 bits - VGAGRPHIND:0x4
GRPH_RMAP
Field Name
Bits
1:0
Default
0x0
Description
GRA05 - RW - 8 bits - VGAGRPHIND:0x5
Field Name
GRPH_WRITE_MODE
Bits
1:0
Default
0x0
GRPH_READ1
3
0x0
CGA_ODDEVEN
4
0x0
GRPH_OES
5
0x0
GRPH_PACK
6
0x0
Description
0=Write mode 0
1=Write mode 1
2=Write mode 2
3=Write mode 3
0=Read mode 0, byte oriented
1=Read mode 1, pixel oriented
0=Disable Odd/Even Addressing
1=Enable Odd/Even Addressing
0=Linear shift mode
1=Tiled shift mode
0=Use shift register mode as per GRPH_OES
1=256 color mode, read as packed pixels, ignore
GRPH_OES
GRA06 - RW - 8 bits - VGAGRPHIND:0x6
Field Name
GRPH_GRAPHICS
GRPH_ODDEVEN
GRPH_ADRSEL
Bits
0
Default
0x0
1
0x0
3:2
0x0
Description
0=Alpha Numeric Mode
1=Graphics Mode
0=Normal
1=Chain Odd maps to Even
0=A0000-128K
1=A0000-64K
2=B0000-32K
3=B8000-32K
GRA07 - RW - 8 bits - VGAGRPHIND:0x7
Field Name
GRPH_XCARE0
Bits
0
Default
0x0
GRPH_XCARE1
1
0x0
GRPH_XCARE2
2
0x0
GRPH_XCARE3
3
0x0
Description
0=Ignore map 0
1=Use map 0 for read mode 1
0=Ignore map 1
1=Use map 1 for read mode 1
0=Ignore map 2
1=Use map 2 for read mode 1
0=Ignore map 3
1=Use map 3 for read mode 1
GRA08 - RW - 8 bits - VGAGRPHIND:0x8
Field Name
GRPH_BMSK
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-115
Video Graphics Array (VGA) Registers
2.8.6
VGA Attribute Registers
ATTRX - RW - 8 bits - GpuF0MMReg,VGA_IO:0x3C0
ATTR_IDX
Field Name
ATTR_PAL_RW_ENB
Bits
4:0
Default
0x0
5
0x0
Description
ATTR Index. This index points to one of the internal
registers of the attribute controller (ATTR) at addresses
0x3C1/0x3C0, for the next ATTR read/write operation.
Since both the index and data registers are at the same I/O,
a pointer to the registers is necessary. This pointer cna be
initialized to point to the index register by a read of GENS1.
Palette Address Source. After loading the colour palette,
this bit should be set to logical 1.
0=Processor to load
1=Memory data to access
Attribute Index Register
ATTRDW - W - 8 bits - GpuF0MMReg,VGA_IO:0x3C0
Field Name
ATTR_DATA
Attribute Data Write Register
Bits
7:0
Default
0x0
Attribute Data Write
Description
ATTRDR - R - 8 bits - GpuF0MMReg,VGA_IO:0x3C1
Field Name
ATTR_DATA
Attribute Data Read Register
Bits
7:0
Default
0x0
Attribute Data Read
Description
ATTR00 - RW - 8 bits - VGAATTRIND:0x0
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register 0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR01 - RW - 8 bits - VGAATTRIND:0x1
Field Name
ATTR_PAL
Bits
5:0
Default
0x0
Palette Register 1
43451 780G Register Reference Guide (Pub) Rev 1.01
2-116
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
ATTR02 - RW - 8 bits - VGAATTRIND:0x2
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register 2
ATTR03 - RW - 8 bits - VGAATTRIND:0x3
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register 3
ATTR04 - RW - 8 bits - VGAATTRIND:0x4
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register 4
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR05 - RW - 8 bits - VGAATTRIND:0x5
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register 5
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR06 - RW - 8 bits - VGAATTRIND:0x6
Field Name
ATTR_PAL
Palette Register 6
© 2009 Advanced Micro Devices, Inc.
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-117
Video Graphics Array (VGA) Registers
ATTR07 - RW - 8 bits - VGAATTRIND:0x7
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register 7
ATTR08 - RW - 8 bits - VGAATTRIND:0x8
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register 8
ATTR09 - RW - 8 bits - VGAATTRIND:0x9
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register 9
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR0A - RW - 8 bits - VGAATTRIND:0xA
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register Ah (10)
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR0B - RW - 8 bits - VGAATTRIND:0xB
Field Name
ATTR_PAL
Bits
5:0
Default
0x0
Palette Register Bh (11)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-118
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
ATTR0C - RW - 8 bits - VGAATTRIND:0xC
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register Ch (12)
ATTR0D - RW - 8 bits - VGAATTRIND:0xD
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
Palette Register Dh (13)
ATTR0E - RW - 8 bits - VGAATTRIND:0xE
ATTR_PAL
Field Name
Bits
5:0
Default
0x0
Palette Register Eh (14)
Description
Colour Bits [5:0] map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
ATTR0F - RW - 8 bits - VGAATTRIND:0xF
ATTR_PAL
Field Name
Palette Register Fh (15)
© 2009 Advanced Micro Devices, Inc.
Bits
5:0
Default
0x0
Description
Colour Bits 5:0 map the text attribute or graphics colour
input value to a display colour on the screen. Colour is
disabled for those bits that are set to logical 0; enabled for
those bits set to logical 1.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-119
Video Graphics Array (VGA) Registers
ATTR10 - RW - 8 bits - VGAATTRIND:0x10
Field Name
ATTR_GRPH_MODE
Bits
0
Default
0x0
ATTR_MONO_EN
1
0x0
ATTR_LGRPH_EN
2
0x0
ATTR_BLINK_EN
3
0x0
ATTR_PANTOPONLY
5
0x0
ATTR_PCLKBY2
6
0x0
ATTR_CSEL_EN
7
0x0
Mode Control Register
Description
Graphics/Alphanumeric Mode
0=Alphanumeric Mode
1=Graphic Mode
Monochrome/Colour Attributes Select
0=Color Disp
1=Monochrome Disp
Line Graphics Enable. Must be 0 for character fonts that do
not use line graphics character codes for graphics. 0 will
force the 9th dot to the background colour. 1 will allow the
8th bit of the line graphics characters to be stretched to the
9th dot.
0=Disable line graphics 8th dot stretch
1=Enable line graphics 8th dot stretch
Blink Enable/Background Intensity
Selects whether bit 7 of the attribute controls intensity or
blinking.
0=Intensity control
1=Blink control
PEL Panning Compatibility
0=Pan both halves of the screen
1=Pan only the top half screen
PEL Clock Select
0=Shift register clocked every dot clock
1=For mode 13 (256 colour), 8 bits packed to form a pixel
Alternate Colour Source
0=Select ATTR00-0F bits [5:4] as P5 and P4
1=Select ATTR14 bits [1:0] as P5 and P4
ATTR11 - RW - 8 bits - VGAATTRIND:0x11
Field Name
ATTR_OVSC
Overscan Colour Register
Bits
7:0
Default
0x0
Description
Overscan Colour
ATTR12 - RW - 8 bits - VGAATTRIND:0x12
Field Name
ATTR_MAP_EN
Bits
3:0
Default
0x0
ATTR_VSMUX
5:4
0x0
Colour Map Enable Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-120
Description
Enable Colour Map bits
0=Disables data from respective map from being used for
video output.
1=Enables data from respective map for use in video
output.
Video Status Mux bits [1:0]. These are control bits for the
multiplexer on colour bits P0-P7. The bit selection is also
indicated at GENS1[5:4]:
00=P2, P0
01=P5, P4
10=P3, P1
11=P7, P6
© 2009 Advanced Micro Devices, Inc.
Video Graphics Array (VGA) Registers
ATTR13 - RW - 8 bits - VGAATTRIND:0x13
ATTR_PPAN
Field Name
Bits
3:0
Default
0x0
Description
Shift Count Bits [3:0]. The shift count value (0-8) indicates
how many pixle positions to shift left.
Shift in respective modes
Count 0+,1+,2+,13
Value 3+,7,7+
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
0
All other
0
1
2
3
-
0
1
2
3
4
5
6
7
-
Horizontal PEL Panning Register
ATTR14 - RW - 8 bits - VGAATTRIND:0x14
ATTR_CSEL1
Field Name
ATTR_CSEL2
Colour Select Register
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
Default
0x0
3:2
0x0
Description
Colour bits P5 and P4, respectively. These are the colour
output bits (instead of bits 5 and 4 of the internal palette
registers ATTR00-0F) when alternate colour source, bit
ATTR10[7] is logical 1.
Colour bits P7 and P6, respectively. These two bits are the
two high-order bits of the 8-bit colour, used for rapid colour
set switching (addressing different parts of the DAC colour
lookup table). The lower order bits are in registers
ATTR00-0F.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-121
Display Clock Control Registers
2.9
Display Clock Control Registers
2.9.1
Primary Display Graphics Control Registers
D1GRPH_ENABLE - RW - 32 bits -, GpuF0MMReg:0x6100
Field Name
D1GRPH_ENABLE
Bits
0
Default
0x1
Primary graphic enabled.
Description
Primary graphic enabled.
0=Disable
1=Enable
D1GRPH_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6104
Field Name
D1GRPH_DEPTH
Bits
1:0
Default
0x0
D1GRPH_Z
D1GRPH_FORMAT
5:4
10:8
0x0
0x0
D1GRPH_TILE_COMPACT_EN
12
0x0
D1GRPH_ADDRESS_TRANSLATION_E
NABLE
16
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-122
Description
Primary graphic pixel depth.
0=8bpp
1=16bpp
2=32bpp
3=64bpp
Z[1:0] value for tiling
Primary graphic pixel format. It is used together with
D1GRPH_DEPTH to define the graphic pixel format.
If (D1GRPH_DEPTH = 0x0)(8 bpp)
0x0=Indexed
Others=Reserved
else if (D1GRPH_DEPTH = 0x1)(16 bpp)
0x0=ARGB 1555
0x1=RGB 565
0x2=ARGB 4444
0x3=Alpha index 88
0x4=Monochrome 16
0x5=BGRA 5551
Others=Reserved
else if (D1GRPH_DEPTH = 0x2)(32 bpp)
0x0=ARGB 8888
0x1=ARGB 2101010
0x2=32bpp digital output
0x3=8-bit ARGB 2101010
0x4=BGRA 1010102
0x5=8-bit BGRA 1010102
0x6=RGB 111110
0x7=BGR 101111
Others=Reserved
else if (D1GRPH_DEPTH = 0x3)(64 bpp)
0x0=ARGB 16161616
0x1=64bpp digital output ARGB[13:2]
0x2=64bpp digital output RGB[15:0]
0x3=64bpp digital output ARGB[11:0]
0x4=64bpp digital output BGR[15:0]
Others=Reserved
Enables multichip tile compaction
0=Disable
1=Enable
Enables display 1 address translation
0=0=Physical memory
1=1=Virtual memory
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1GRPH_PRIVILEGED_ACCESS_ENAB
LE
17
0x0
D1GRPH_ARRAY_MODE
23:20
0x0
D1GRPH_16BIT_ALPHA_MODE
25:24
0x0
D1GRPH_16BIT_FIXED_ALPHA_RANG
E
30:28
0x0
Primary graphic pixel depth and format.
© 2009 Advanced Micro Devices, Inc.
Enables display 1 privileged page access
0=0=No priveledged access
1=1=Priveledged access
Defines the tiling mode
0=ARRAY_LINEAR_GENERAL: Unaligned linear array
1=ARRAY_LINEAR_ALIGNED: Aligned linear array
2=ARRAY_1D_TILED_THIN1: Uses 1D 8x8x1 tiles
3=ARRAY_1D_TILED_THICK: Uses 1D 8x8x4 tiles
4=ARRAY_2D_TILED_THIN1: Uses 8x8x1 macro-tiles
5=ARRAY_2D_TILED_THIN2: Macro-tiles are 2x high
6=ARRAY_2D_TILED_THIN4: Macro-tiles are 4x high
7=ARRAY_2D_TILED_THICK: Uses 8x8x4 macro-tiles
8=ARRAY_2B_TILED_THIN1: uses row bank swapping
9=ARRAY_2B_TILED_THIN2: uses row bank swapping
10=ARRAY_2B_TILED_THIN4: uses row bank swapping
11=ARRAY_2B_TILED_THICK: uses row bank swapping
12=ARRAY_3D_TILED_THIN1: Slices are pipe rotated
13=ARRAY_3D_TILED_THICK: Slices are pipe rotated
14=ARRAY_3B_TILED_THIN1: Slices are pipe rotated
15=ARRAY_3B_TILED_THICK: Slices are pipe rotated
This field is only used if 64 bpp graphics bit depth and
graphics/overlay blend using per-pixel alpha from graphics
channel. It is used for processing 16 bit alpha. The fixed
point graphics alpha value in the frame buffer is always
clamped to 0.0 - 1.0 data range.
0x0=Floating point alpha (1 sign bit, 5 bit exponent, 10 bit
mantissa)
0x1=Fixed point alpha with normalization from 256/256 to
255/255 to represent 1.0
0x2=Fixed point alpha with no normalization
0x3=Fixed point alpha using lower 8 bits of frame buffer
value, no normalization
This register field is only used if 64 bpp graphics bit depth
and D1GRPH_16BIT_ALPHA_MODE = 01 or 10. Also only
used if graphics/overlay blend using per-pixel alpha from
graphics channel. Final alpha blend value is rounded to 8
bits after optional normalization step (see
D1GRPH_16BIT_ALPHA_MODE).
0x0=Use bits [15:0] of input alpha value for blend alpha
0x1=Use bits [14:0] of input alpha value for blend alpha
0x2=Use bits [13:0] of input alpha value for blend alpha
0x3=Use bits [12:0] of input alpha value for blend alpha
0x4=Use bits [11:0] of input alpha value for blend alpha
0x5=Use bits [10:0] of input alpha value for blend alpha
0x6=Use bits [9:0] of input alpha value for blend alpha
0x7=Use bits [8:0] of input alpha value for blend alpha
43451 780G Register Reference Guide (Pub) Rev 1.01
2-123
Display Clock Control Registers
D1GRPH_LUT_SEL - RW - 32 bits -, GpuF0MMReg:0x6108
Field Name
D1GRPH_LUT_SEL
Bits
0
Default
0x0
D1GRPH_LUT_10BIT_BYPASS_EN
8
0x0
D1GRPH_LUT_10BIT_BYPASS_DBL_B
UF_EN
16
0x0
Primary graphic LUT selection.
Description
Primary graphic LUT selection.
0=Select LUTA
1=Select LUTB
Enables bypass primary graphic LUT for 2101010 format
0=Use LUT
1=Bypass LUT when in 2101010 format. Ignored for other
formats
Enables double buffer D1GRPH_LUT_10BIT_BYPASS_EN
0=D1GRPH_LUT_10BIT_BYPASS_EN take effect right
away
1=D1GRPH_LUT_10BIT_BYPASS_EN are double
buffered
D1GRPH_SWAP_CNTL - RW - 32 bits -, GpuF0MMReg:0x610C
Field Name
D1GRPH_ENDIAN_SWAP
Bits
1:0
Default
0x0
D1GRPH_RED_CROSSBAR
5:4
0x0
D1GRPH_GREEN_CROSSBAR
7:6
0x0
D1GRPH_BLUE_CROSSBAR
9:8
0x0
11:10
0x0
D1GRPH_ALPHA_CROSSBAR
Endian swap and component reorder control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-124
Description
MC endian swap select
0=0=None
1=1=8in16(0xaabb=>0xbbaa)
2=2=8in32(0xaabbccdd=>0xddccbbaa)
3=3=8in64(0xaabbccddeeff0011=>0x1100ffeeddccbbaa)
Red crossbar select
0=0=Select from R
1=1=Select from G
2=2=Select from B
3=3=Select from A
Green crossbar select
0=0=Select from G
1=1=Select from B
2=2=Select from A
3=3=Select from R
Blue crossbar select
0=0=Select from B
1=1=Select from A
2=2=Select from R
3=3=Select from G
Alpha crossbar select
0=0=Select from A
1=1=Select from R
2=2=Select from G
3=3=Select from B
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1GRPH_PRIMARY_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6110
Field Name
D1GRPH_PRIMARY_DFQ_ENABLE
Bits
0
D1GRPH_PRIMARY_SURFACE_ADDRE
31:8
SS
Primary surface address for primary graphics in byte.
Default
0x0
0x0
Description
Primary surface address DFQ enable
0=0=One deep queue mode
1=1=DFQ mode
Primary surface address for primary graphics in byte. It is
256 byte aligned.
D1GRPH_SECONDARY_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6118
Field Name
D1GRPH_SECONDARY_DFQ_ENABLE
Bits
0
Default
0x0
(mirror of
D1GRPH_PRIMARY_SURFACE_ADDRESS:D
1GRPH_PRIMARY_DFQ_ENABLE)
D1GRPH_SECONDARY_SURFACE_AD
31:8
DRESS
Secondary surface address for primary graphics in byte.
0x0
Description
Secondary surface address DFQ enable
0=0=One deep queue mode
1=1=DFQ mode
Secondary surface address for primary graphics in byte. It
is 256 byte aligned.
D1GRPH_PITCH - RW - 32 bits -, GpuF0MMReg:0x6120
Field Name
D1GRPH_PITCH
Bits
13:0
Default
0x0
Primary graphic surface pitch in pixels.
Description
Primary graphic surface pitch in pixels. For
Micro-tiled/Macro-tiled surface, it must be multiple of 64
pixeld in 8bpp mode. For Micro-linear/Macro-tiled surface, it
must be multiple of 256 pixeld in 8bpp mode, multiple of 128
pixels in 16bpp mode and multiple of 64 pixels in 32bpp
mode. For Micro-linear/Macro-linear surface, it must be
multiple of 64 pixels in 8bpp mode. For other modes, it must
be multiple of 32.
Note: Bits [4:0] of this field are hardwired to 0.
D1GRPH_SURFACE_OFFSET_X - RW - 32 bits -, GpuF0MMReg:0x6124
Field Name
D1GRPH_SURFACE_OFFSET_X
Primary graphic X surface offset.
© 2009 Advanced Micro Devices, Inc.
Bits
12:0
Default
0x0
Description
Primary graphic X surface offset. It is 256 pixels aligned.
Note: Bits [7:0] of this field are hardwired to 0.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-125
Display Clock Control Registers
D1GRPH_SURFACE_OFFSET_Y - RW - 32 bits -, GpuF0MMReg:0x6128
Field Name
D1GRPH_SURFACE_OFFSET_Y
Bits
12:0
Default
0x0
Description
Primary graphic Y surface offset. It must be even value
Note: Bit [0] of this field is hardwired to 0.
Primary graphic Y surface offset.
D1GRPH_X_START - RW - 32 bits -, GpuF0MMReg:0x612C
Field Name
D1GRPH_X_START
Bits
12:0
Default
0x0
Description
Primary graphic X start coordinate relative to the desktop
coordinates.
Primary graphic X start coordinate relative to the desktop coordinates.
D1GRPH_Y_START - RW - 32 bits -, GpuF0MMReg:0x6130
Field Name
D1GRPH_Y_START
Bits
12:0
Default
0x0
Description
Primary graphic Y start coordinate relative to the desktop
coordinates.
Primary graphic Y start coordinate relative to the desktop coordinates.
D1GRPH_X_END - RW - 32 bits -, GpuF0MMReg:0x6134
Field Name
D1GRPH_X_END
Bits
13:0
Default
0x0
Description
Primary graphic X end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
Primary graphic X end coordinate relative to the desktop coordinates.
D1GRPH_Y_END - RW - 32 bits -, GpuF0MMReg:0x6138
Field Name
D1GRPH_Y_END
Bits
13:0
Default
0x0
Description
Primary graphic Y end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
Primary graphic Y end coordinate relative to the desktop coordinates.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-126
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1GRPH_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6144
Field Name
D1GRPH_MODE_UPDATE_PENDING
(R)
Bits
0
Default
0x0
Description
Primary graphic mode register update pending control. It is
set to 1 after a host write to graphics mode register. It is
cleared after double buffering is done.
This signal is only visible through register.
The graphics surface register includes:
D1GRPH_DEPTH
D1GRPH_FORMAT
D1GRPH_SWAP_RB
D1GRPH_LUT_SEL
D1GRPH_LUT_10BIT_BYPASS_EN
D1GRPH_ENABLE
D1GRPH_X_START
D1GRPH_Y_START
D1GRPH_X_END
D1GRPH_Y_END
D1GRPH_MODE_UPDATE_TAKEN (R)
1
0x0
D1GRPH_SURFACE_UPDATE_PENDIN
G (R)
2
0x0
The mode register double buffering can only occur at
vertical retrace. The double buffering occurs when
D1GRPH_MODE_UPDATE_PENDING = 1 and
D1GRPH_UPDATE_LOCK = 0 and V_UPDATE = 1.
If CRTC1 is disabled, the registers will be updated instantly.
0=No update pending
1=Update pending
Primary graphics update taken status for mode registers. It
is set to 1 when double buffering occurs and cleared when
V_UPDATE = 0.
Primary graphic surface register update pending control. If it
is set to 1 after a host write to graphics surface register. It is
cleared after double buffering is done. It is cleared after
double buffering is done.
This signal also goes to both the RBBM wait_until and to
the CP_RTS_discrete inputs.
The graphics surface register includes:
D1GRPH_PRIMARY_SURFACE_ADDRESS
D1GRPH_SECONDARY_SURFACE_ADDRESS
D1GRPH_PITCH
D1GRPH_SURFACE_OFFSET_X
D1GRPH_SURFACE_OFFSET_Y.
D1GRPH_SURFACE_UPDATE_TAKEN
(R)
© 2009 Advanced Micro Devices, Inc.
3
0x0
If D1GRPH_SURFACE_UPDATE_H_RETRACE_EN = 0,
the double buffering occurs in vertical retrace when
D1GRPH_SURFACE_UPDATE_PENDING = 1 and
D1GRPH_UPDATE_LOCK = 0 and V_UPDATE = 1.
Otherwise the double buffering happens at horizontal
retrace when D1GRPH_SURFACE_UPDATE_PENDING =
1 and D1GRPH_UPDATE_LOCK = 0 and Data request for
last chunk of the line is sent from DCP to DMIF.
If CRTC1 is disabled, the registers will be updated instantly
Primary graphics update taken status for surface registers.
If D1GRPH_SURFACE_UPDATE_H_RETRACE_EN = 0, it
is set to 1 when double buffering occurs and cleared when
V_UPDATE = 0. Otherwise, it is active for one clock cycle
when double buffering occurs at the horizontal retrace.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-127
Display Clock Control Registers
D1GRPH_UPDATE_LOCK
16
0x0
D1GRPH_MODE_DISABLE_MULTIPLE_
UPDATE
24
0x0
D1GRPH_SURFACE_DISABLE_MULTIP
LE_UPDATE
28
0x0
Primary graphic update control
Primary graphic register update lock control. This lock bit
control both surface and mode register double buffer
0=Unlocked
1=Locked
0=D1GRPH mode registers can be updated multiple times
in one V_UPDATE period
1=D1GRPH mode registers can only be updated once in
one V_UPDATE period
0=D1GRPH surface registers can be updated multiple
times in one V_UPDATE period
1=D1GRPH surface registers can only be updated once in
one V_UPDATE period
D1GRPH_FLIP_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6148
Field Name
D1GRPH_SURFACE_UPDATE_H_RETR
ACE_EN
Bits
0
Default
0x0
Description
Enables primary graphic surface register double buffer in
horizontal retrace.
0=Vertical retrace flipping
1=Horizontal retrace flipping
Enable primary graphic surface register double buffer in horizontal retrace
D1GRPH_SURFACE_ADDRESS_INUSE - RW - 32 bits -, GpuF0MMReg:0x614C
Field Name
D1GRPH_SURFACE_ADDRESS_INUSE
(R)
Bits
31:8
Default
0x0
Description
This register reads back snapshot of primary graphics
surface address used for data request. The address is the
signal sent to DMIF and is updated on SOF or horizontal
surface update. The snapshot is triggered by writing 1 into
field D1CRTC_SNAPSHOT_MANUAL_TRIGGER of CRTC
register D1CRTC_SNAPSHOT_STATUS.
Snapshot of primary graphics surface address in use
2.9.2
Primary Display Video Overlay Control Registers
D1OVL_ENABLE - RW - 32 bits -, GpuF0MMReg:0x6180
Field Name
D1OVL_ENABLE
Bits
0
Default
0x0
Primary overlay enabled.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-128
Description
Primary overlay enabled.
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_CONTROL1 - RW - 32 bits -, GpuF0MMReg:0x6184
Field Name
D1OVL_DEPTH
Bits
1:0
Default
0x0
D1OVL_Z
D1OVL_FORMAT
5:4
10:8
0x0
0x0
D1OVL_TILE_COMPACT_EN
12
0x0
D1OVL_ADDRESS_TRANSLATION_EN
ABLE
16
0x0
D1OVL_PRIVILEGED_ACCESS_ENABL
E
17
0x0
23:20
0x0
24
0x0
D1OVL_ARRAY_MODE
D1OVL_COLOR_EXPANSION_MODE
Primary overlay pixel depth and format.
© 2009 Advanced Micro Devices, Inc.
Description
Primary overlay pixel depth
0=Reserved
1=16bpp
2=32bpp
3=Reserved
Z[1:0] value for tiling
Primary overlay pixel format. It is used together with
D1OVL_DEPTH to define the overlay format.
If (D1OVL_DEPTH = 0x1)(16 bpp)
0x0=ARGB 1555
0x1=RGB 565
0x2=BGRA 5551
Others=Reserved
else if (D1OVL_DEPTH = 0x2)(32 bpp)
0x0=ACrYCb 8888 or ARGB 8888
0x1=ACrYCb 2101010 or ARGB 2101010
0x2=CbACrA or BGRA 1010102
Others=Reserved
Enables multichip tile compaction
0=Disable
1=Enable
Enables Overlay 1 address translation
0=0=Physical memory
1=1=Virtual memory
Enables Overlay 1 privileged access
0=0=No privileged access
1=1=Privileged access
Defines the tiling mode
0=ARRAY_LINEAR_GENERAL: Unaligned linear array
1=ARRAY_LINEAR_ALIGNED: Aligned linear array
2=ARRAY_1D_TILED_THIN1: Uses 1D 8x8x1 tiles
3=ARRAY_1D_TILED_THICK: Uses 1D 8x8x4 tiles
4=ARRAY_2D_TILED_THIN1: Uses 8x8x1 macro-tiles
5=ARRAY_2D_TILED_THIN2: Macro-tiles are 2x high
6=ARRAY_2D_TILED_THIN4: Macro-tiles are 4x high
7=ARRAY_2D_TILED_THICK: Uses 8x8x4 macro-tiles
8=ARRAY_2B_TILED_THIN1: uses row bank swapping
9=ARRAY_2B_TILED_THIN2: uses row bank swapping
10=ARRAY_2B_TILED_THIN4: uses row bank swapping
11=ARRAY_2B_TILED_THICK: uses row bank swapping
12=ARRAY_3D_TILED_THIN1: Slices are pipe rotated
13=ARRAY_3D_TILED_THICK: Slices are pipe rotated
14=ARRAY_3B_TILED_THIN1: Slices are pipe rotated
15=ARRAY_3B_TILED_THICK: Slices are pipe rotated
Primary overlay pixel format expansion mode.
0=Dynamic expansion for RGB
1=Zero expansion for YCbCr
43451 780G Register Reference Guide (Pub) Rev 1.01
2-129
Display Clock Control Registers
D1OVL_CONTROL2 - RW - 32 bits -, GpuF0MMReg:0x6188
Field Name
D1OVL_HALF_RESOLUTION_ENABLE
Bits
0
Default
0x0
Description
Primary overlay half resolution control
0=Disable
1=Enable
Primary overlay half resolution control
D1OVL_SWAP_CNTL - RW - 32 bits -, GpuF0MMReg:0x618C
Field Name
D1OVL_ENDIAN_SWAP
Bits
1:0
Default
0x0
D1OVL_RED_CROSSBAR
5:4
0x0
D1OVL_GREEN_CROSSBAR
7:6
0x0
D1OVL_BLUE_CROSSBAR
9:8
0x0
11:10
0x0
D1OVL_ALPHA_CROSSBAR
Endian swap and component reorder control
Description
MC endian swap select
0=0=None
1=1=8in16(0xaabb=>0xbbaa)
2=2=8in32(0xaabbccdd=>0xddccbbaa)
3=3=8in64(0xaabbccddeeff0011=>0x1100ffeeddccbbaa)
Red crossbar select
0=0=Select from R
1=1=Select from G
2=2=Select from B
3=3=Select from A
Green crossbar select
0=0=Select from G
1=1=Select from B
2=2=Select from A
3=3=Select from R
Blue crossbar select
0=0=Select from B
1=1=Select from A
2=2=Select from R
3=3=Select from G
Alpha crossbar select
0=0=Select from A
1=1=Select from R
2=2=Select from G
3=3=Select from B
D1OVL_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6190
Field Name
D1OVL_DFQ_ENABLE
D1OVL_SURFACE_ADDRESS
Bits
0
31:8
Default
0x0
0x0
Description
Surface address DFQ enable
Primary overlay surface base address in byte. It is 256
bytes aligned.
Primary overlay surface base address in byte.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-130
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_PITCH - RW - 32 bits -, GpuF0MMReg:0x6198
Field Name
D1OVL_PITCH
Bits
13:0
Default
0x0
Primary overlay surface pitch in pixels.
Description
Primary overlay surface pitch in pixels. For
Micro-tiled/Macro-tiled surface, it must be multiple of 64
pixeld in 8bpp mode. For Micro-linear/Macro-tiled surface, it
must be multiple of 256 pixeld in 8bpp mode, multiple of 128
pixels in 16bpp mode and multiple of 64 pixels in 32bpp
mode. For Micro-linear/Macro-linear surface, it must be
multiple of 64 pixels in 8bpp mode. For other modes, it must
be multiple of 32.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_SURFACE_OFFSET_X - RW - 32 bits -, GpuF0MMReg:0x619C
Field Name
D1OVL_SURFACE_OFFSET_X
Bits
12:0
Default
0x0
Primary overlay X surface offset.
Description
Primary overlay X surface offset. It is 256 pixels aligned.
Note: Bits [7:0] of this field are hardwired to 0.
D1OVL_SURFACE_OFFSET_Y - RW - 32 bits -, GpuF0MMReg:0x61A0
Field Name
D1OVL_SURFACE_OFFSET_Y
Bits
12:0
Default
0x0
Primary overlay Y surface offset.
Description
Primary overlay Y surface offset. It is even value.
Note: Bit [0] of this field is hardwired to 0.
D1OVL_START - RW - 32 bits -, GpuF0MMReg:0x61A4
Field Name
D1OVL_Y_START
Bits
12:0
Default
0x0
Description
Primary overlay Y start coordinate relative to the desktop
coordinates.
D1OVL_X_START
28:16
0x0
Primary overlay X start coordinate relative to the desktop
coordinates.
Primary overlay X, Y start coordinate relative to the desktop coordinates.
D1OVL_END - RW - 32 bits -, GpuF0MMReg:0x61A8
Field Name
D1OVL_Y_END
Description
Primary overlay Y end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K.
D1OVL_X_END
29:16
0x0
Primary overlay X end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K.
Primary overlay X, Y end coordinate relative to the desktop coordinates.
© 2009 Advanced Micro Devices, Inc.
Bits
13:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-131
Display Clock Control Registers
D1OVL_UPDATE - RW - 32 bits -, GpuF0MMReg:0x61AC
Field Name
D1OVL_UPDATE_PENDING (R)
Bits
0
Default
0x0
D1OVL_UPDATE_TAKEN (R)
1
0x0
D1OVL_UPDATE_LOCK
16
0x0
D1OVL_DISABLE_MULTIPLE_UPDATE
24
0x0
Primary overlay register update
Description
Primary overlay register update pending control. It is set to
1 after a host write to overlay double buffer register. It is
cleared after double buffering is done. The double buffering
occurs when UPDATE_PENDING = 1 and UPDATE_LOCK
= 0 and V_UPDATE = 1.
If CRTC1 is disabled, the registers will be updated instantly.
D1OVL double buffer registers include:
D1OVL_ENABLE
D1OVL_DEPTH
D1OVL_FORMAT
D1OVL_SWAP_RB
D1OVL_COLOR_EXPANSION_MODE
D1OVL_HALF_RESOLUTION_ENABLE
D1OVL_SURFACE_ADDRESS
D1OVL_PITCH
D1OVL_SURFACE_OFFSET_X
D1OVL_SURFACE_OFFSET_Y
D1OVL_START
D1OVL_END
0=No update pending
1=Update pending
Primary overlay update taken status. It is set to 1 when
double buffering occurs and cleared when V_UPDATE = 0.
Primary overlay register update lock control.
0=Unlocked
1=Locked
0=D1OVL registers can be updated multiple times in one
V_UPDATE period
1=D1OVL registers can only be updated once in one
V_UPDATE period
D1OVL_SURFACE_ADDRESS_INUSE - RW - 32 bits -, GpuF0MMReg:0x61B0
Field Name
D1OVL_SURFACE_ADDRESS_INUSE
(R)
Bits
31:8
Default
0x0
Snapshot of primary overlay surface address in use
43451 780G Register Reference Guide (Pub) Rev 1.01
2-132
Description
This register reads back snapshot of primary overlay
surface address used for data request. The address is the
signal sent to DMIF and is updated on SOF or horizontal
surface update. The snapshot is triggered by writing 1 into
field D1CRTC_SNAPSHOT_MANUAL_TRIGGER of CRTC
register D1CRTC_SNAPSHOT_STATUS.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_DFQ_CONTROL - RW - 32 bits -, GpuF0MMReg:0x61B4
Field Name
D1OVL_DFQ_RESET
D1OVL_DFQ_SIZE
Bits
0
6:4
Default
0x0
0x0
D1OVL_DFQ_MIN_FREE_ENTRIES
10:8
0x0
Control of the deep flip queue for D1 overlay
Description
Reset the deep flip queue
Size of the deep flip queue
0=1 deep queue
1=2 deep queue
...
7=8 deep queue
Minimum # of free entries before surface pending is
asserted
D1OVL_DFQ_STATUS - RW - 32 bits -, GpuF0MMReg:0x61B8
Field Name
D1OVL_DFQ_NUM_ENTRIES (R)
D1OVL_DFQ_RESET_FLAG (R)
D1OVL_DFQ_RESET_ACK (W)
Status of the deep flip queue for D1 overlay
2.9.3
Bits
3:0
Default
0x0
8
9
0x0
0x0
Description
# of entries in deep flip queue
0=1 entry
1=2 entries
...
7=8 entries
Sticky bit: Deep flip queue in reset
Clear D1OVL_DFQ_RESET_FLAG
Primary Display Video Overlay Transform Registers
D1OVL_MATRIX_TRANSFORM_EN - RW - 32 bits -, GpuF0MMReg:0x6200
Field Name
D1OVL_MATRIX_TRANSFORM_EN
Bits
0
Default
0x0
Description
Primary overlay matrix conversion enable
0=Disable
1=Enable
Primary overlay matrix conversion enable.
D1OVL_MATRIX_COEF_1_1 - RW - 32 bits -, GpuF0MMReg:0x6204
Field Name
D1OVL_MATRIX_COEF_1_1
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_1_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
© 2009 Advanced Micro Devices, Inc.
Bits
18:0
Default
0x198a0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-133
Display Clock Control Registers
D1OVL_MATRIX_COEF_1_2 - RW - 32 bits -, GpuF0MMReg:0x6208
Field Name
D1OVL_MATRIX_COEF_1_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_1_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_1_3 - RW - 32 bits -, GpuF0MMReg:0x620C
Field Name
D1OVL_MATRIX_COEF_1_3
Bits
18:0
Default
0x0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_1_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_1_4 - RW - 32 bits -, GpuF0MMReg:0x6210
Field Name
D1OVL_MATRIX_COEF_1_4
Bits
26:8
Default
0x48700
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_1_4
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_2_1 - RW - 32 bits -, GpuF0MMReg:0x6214
Field Name
D1OVL_MATRIX_COEF_2_1
Bits
18:0
Default
0x72fe0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_2_1
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_2_2 - RW - 32 bits -, GpuF0MMReg:0x6218
Field Name
D1OVL_MATRIX_COEF_2_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_2_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-134
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_MATRIX_COEF_2_3 - RW - 32 bits -, GpuF0MMReg:0x621C
Field Name
D1OVL_MATRIX_COEF_2_3
Bits
18:0
Default
0x79bc0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_2_3
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_2_4 - RW - 32 bits -, GpuF0MMReg:0x6220
Field Name
D1OVL_MATRIX_COEF_2_4
Bits
26:8
Default
0x22100
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_2_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_3_1 - RW - 32 bits -, GpuF0MMReg:0x6224
Field Name
D1OVL_MATRIX_COEF_3_1
Bits
18:0
Default
0x0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_3_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_3_2 - RW - 32 bits -, GpuF0MMReg:0x6228
Field Name
D1OVL_MATRIX_COEF_3_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_3_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
D1OVL_MATRIX_COEF_3_3 - RW - 32 bits -, GpuF0MMReg:0x622C
Field Name
D1OVL_MATRIX_COEF_3_3
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_3_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
© 2009 Advanced Micro Devices, Inc.
Bits
18:0
Default
0x20460
43451 780G Register Reference Guide (Pub) Rev 1.01
2-135
Display Clock Control Registers
D1OVL_MATRIX_COEF_3_4 - RW - 32 bits -, GpuF0MMReg:0x6230
Field Name
D1OVL_MATRIX_COEF_3_4
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for primary overlay. Format fix-point
S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D1OVL_MATRIX_SIGN_3_4
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for primary overlay.
2.9.4
Bits
26:8
Default
0x3af80
Primary Display Video Overlay Gamma Correction Registers
D1OVL_PWL_TRANSFORM_EN - RW - 32 bits -, GpuF0MMReg:0x6280
Field Name
D1OVL_PWL_TRANSFORM_EN
Bits
0
Default
0x0
Primary overlay gamma correction enable.
Description
Primary overlay gamma correction enable.
0=Disable
1=Enable
D1OVL_PWL_0TOF - RW - 32 bits -, GpuF0MMReg:0x6284
Field Name
D1OVL_PWL_0TOF_OFFSET
Bits
8:0
Default
0x0
Description
Primary overlay gamma correction non-linear offset for
input 0x0-0xF. Format fix-point 8.1 (0.0 to +255.5).
D1OVL_PWL_0TOF_SLOPE
26:16
0x100
Primary overlay gamma correction non-linear slope for input
0x0-0xF. Format fix-point 3.8 (0.00 to +7.99).
Primary overlay gamma correction non-linear offset and slope for input 0x0-0xF
D1OVL_PWL_10TO1F - RW - 32 bits -, GpuF0MMReg:0x6288
Field Name
D1OVL_PWL_10TO1F_OFFSET
Bits
8:0
Default
0x20
Description
Primary overlay gamma correction non-linear offset for
input 0x10-0x1F. Format fix-point 8.1 (0.0 to +255.5).
D1OVL_PWL_10TO1F_SLOPE
26:16
0x100
Primary overlay gamma correction non-linear slope for input
0x10-0x1F. Format fix-point 3.8 (0.00 to +7.99).
Primary overlay gamma correction non-linear offset and slope for input 0x10-0x1F
D1OVL_PWL_20TO3F - RW - 32 bits -, GpuF0MMReg:0x628C
Field Name
D1OVL_PWL_20TO3F_OFFSET
Bits
9:0
Default
0x40
Description
Primary overlay gamma correction non-linear offset for
input 0x20-0x3F. Format fix-point 9.1 (0.0 to +511.5).
D1OVL_PWL_20TO3F_SLOPE
25:16
0x100
Primary overlay gamma correction non-linear slope for input
0x20-0x3F. Format fix-point 2.8 (0.00 to +3.99).
Primary overlay gamma correction non-linear offset and slope for input 0x20-0x3F
43451 780G Register Reference Guide (Pub) Rev 1.01
2-136
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_PWL_40TO7F - RW - 32 bits -, GpuF0MMReg:0x6290
Field Name
D1OVL_PWL_40TO7F_OFFSET
Bits
9:0
Default
0x80
Description
Primary overlay gamma correction non-linear offset for
input 40-7F. Format fix-point 9.1 (0.0 to +511.5).
D1OVL_PWL_40TO7F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
40-7F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 40-7F.
D1OVL_PWL_80TOBF - RW - 32 bits -, GpuF0MMReg:0x6294
Field Name
D1OVL_PWL_80TOBF_OFFSET
Bits
10:0
Default
0x100
Description
Primary overlay gamma correction non-linear offset for
input 80-BF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_80TOBF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
80-BF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 80-BF.
D1OVL_PWL_C0TOFF - RW - 32 bits -, GpuF0MMReg:0x6298
Field Name
D1OVL_PWL_C0TOFF_OFFSET
Bits
10:0
Default
0x180
Description
Primary overlay gamma correction non-linear offset for
input C0-FF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_C0TOFF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
C0-FF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input C0-FF.
D1OVL_PWL_100TO13F - RW - 32 bits -, GpuF0MMReg:0x629C
Field Name
D1OVL_PWL_100TO13F_OFFSET
Bits
10:0
Default
0x200
Description
Primary overlay gamma correction non-linear offset for
input 100-13F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_100TO13F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
100-13F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 100-13F.
D1OVL_PWL_140TO17F - RW - 32 bits -, GpuF0MMReg:0x62A0
Field Name
D1OVL_PWL_140TO17F_OFFSET
Description
Primary overlay gamma correction non-linear offset for
input 140-17F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_140TO17F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
140-17F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 140-17F.
© 2009 Advanced Micro Devices, Inc.
Bits
10:0
Default
0x280
43451 780G Register Reference Guide (Pub) Rev 1.01
2-137
Display Clock Control Registers
D1OVL_PWL_180TO1BF - RW - 32 bits -, GpuF0MMReg:0x62A4
Field Name
D1OVL_PWL_180TO1BF_OFFSET
Bits
10:0
Default
0x300
Description
Primary overlay gamma correction non-linear offset for
input 180-1BF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_180TO1BF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
180-1BF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 180-1BF.
D1OVL_PWL_1C0TO1FF - RW - 32 bits -, GpuF0MMReg:0x62A8
Field Name
D1OVL_PWL_1C0TO1FF_OFFSET
Bits
10:0
Default
0x380
Description
Primary overlay gamma correction non-linear offset for
input 1C0-1FF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_1C0TO1FF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
1C0-1FF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 1C0-1FF.
D1OVL_PWL_200TO23F - RW - 32 bits -, GpuF0MMReg:0x62AC
Field Name
D1OVL_PWL_200TO23F_OFFSET
Bits
10:0
Default
0x400
Description
Primary overlay gamma correction non-linear offset for
input 200-23F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_200TO23F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
200-23F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 200-23F.
D1OVL_PWL_240TO27F - RW - 32 bits -, GpuF0MMReg:0x62B0
Field Name
D1OVL_PWL_240TO27F_OFFSET
Bits
10:0
Default
0x480
Description
Primary overlay gamma correction non-linear offset for
input 240-27F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_240TO27F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
240-27F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 240-27F.
D1OVL_PWL_280TO2BF - RW - 32 bits -, GpuF0MMReg:0x62B4
Field Name
D1OVL_PWL_280TO2BF_OFFSET
Bits
10:0
Default
0x500
Description
Primary overlay gamma correction non-linear offset for
input 280-2BF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_280TO2BF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
280-2BF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 280-2BF.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-138
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_PWL_2C0TO2FF - RW - 32 bits -, GpuF0MMReg:0x62B8
Field Name
D1OVL_PWL_2C0TO2FF_OFFSET
Bits
10:0
Default
0x580
Description
Primary overlay gamma correction non-linear offset for
input 2C0-2FF. Format fix-point 10.1(0.0 to +1023.5).
D1OVL_PWL_2C0TO2FF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
2C0-2FF. Format fix-point 1.8(0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 2C0-2FF.
D1OVL_PWL_300TO33F - RW - 32 bits -, GpuF0MMReg:0x62BC
Field Name
D1OVL_PWL_300TO33F_OFFSET
Bits
10:0
Default
0x600
Description
Primary overlay gamma correction non-linear offset for
input 300-33F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_300TO33F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
300-33F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 300-33F.
D1OVL_PWL_340TO37F - RW - 32 bits -, GpuF0MMReg:0x62C0
Field Name
D1OVL_PWL_340TO37F_OFFSET
Bits
10:0
Default
0x680
Description
Primary overlay gamma correction non-linear offset for
input 340-37F. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_340TO37F_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
340-37F. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 340-37F.
D1OVL_PWL_380TO3BF - RW - 32 bits -, GpuF0MMReg:0x62C4
Field Name
D1OVL_PWL_380TO3BF_OFFSET
Bits
10:0
Default
0x700
Description
Primary overlay gamma correction non-linear offset for
input 380-3BF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_380TO3BF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
380-3BF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 380-3BF.
D1OVL_PWL_3C0TO3FF - RW - 32 bits -, GpuF0MMReg:0x62C8
Field Name
D1OVL_PWL_3C0TO3FF_OFFSET
Description
Primary overlay gamma correction non-linear offset for
input 3C0-3FF. Format fix-point 10.1 (0.0 to +1023.5).
D1OVL_PWL_3C0TO3FF_SLOPE
24:16
0x100
Primary overlay gamma correction non-linear slope for input
3C0-3FF. Format fix-point 1.8 (0.00 to +1.99).
Primary overlay gamma correction non-linear offset and slope for input 3C0-3FF.
© 2009 Advanced Micro Devices, Inc.
Bits
10:0
Default
0x780
43451 780G Register Reference Guide (Pub) Rev 1.01
2-139
Display Clock Control Registers
2.9.5
Primary Display Graphics and Overlay Blending Registers
D1OVL_KEY_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6300
Field Name
D1GRPH_KEY_FUNCTION
Bits
1:0
Default
0x0
D1OVL_KEY_FUNCTION
9:8
0x0
D1OVL_KEY_COMPARE_MIX
16
0x0
Primary display key control
Description
Selects graphic keyer result equation for primary display.
0=GRPH1_KEY = FALSE = 0
1=GRPH1_KEY = TRUE = 1
2=GPPH1_KEY = (GRPH1_RED in range) AND
(GRPH1_GREEN in range) AND (GRPH1_BLUE in
range) AND(GRPH1_ALPHA in range)
3=GRPH1_KEY = not [(GRPH1_RED in range) AND
(GRPH1_GREEN in range) AND (GRPH1_BLUE in
range) AND(GRPH1_ALPHA in range)]
Selects overlay keyer result equation for primary display.
0=OVL1_KEY = FALSE = 0
1=OVL1_KEY = TRUE = 1
2=OVL1_KEY = (OVL1_Cr_RED in range) AND
(OVL1_Y_GREEN in range) AND (OVL1_Cb_BLUE in
range) AND (OVL1_ALPHA in range)
3=OVL1_KEY = not [(OVL1_Cr_RED in range) AND
(OVL1_Y_GREEN in range) AND (OVL1_Cb_BLUE in
range) AND (OVL1_ALPHA in range)]
Selects final mix of graphics and overlay keys for primary
display.
0=GRPH_OVL_KEY = GRPH_KEY or OVL_KEY
1=GRPH_OVL_KEY = GRPH_KEY and OVL_KEY
D1GRPH_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6304
Field Name
D1GRPH_ALPHA
Bits
7:0
Default
0xff
Description
Global graphic alpha for use in key mode and global alpha
modes. See D1OVL_ALPHA_MODE register filed for more
details
Global graphic alpha for use in key mode and global alpha modes.
D1OVL_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6308
Field Name
D1OVL_ALPHA
Bits
7:0
Default
0xff
Description
Global overlay alpha for use in key mode and global alpha
modes. See D1OVL_ALPHA_MODE register filed for more
details
Global overlay alpha for use in key mode and global alpha modes.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-140
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_ALPHA_CONTROL - RW - 32 bits -, GpuF0MMReg:0x630C
Field Name
D1OVL_ALPHA_MODE
Bits
1:0
Default
0x0
D1OVL_ALPHA_PREMULT
8
0x0
D1OVL_ALPHA_INV
16
0x0
Primary display graphics/overlay alpha blending control
Description
Graphics/overlay alpha blending mode for primary
controller.
In any case, if there is only graphics, the input OVL_DATA
is forced to blank. If there is only overlay, the input
GRPH_DATA is forced to blank.
0=Keyer mode, select graphic or overlay keyer to mix
graphics and overlay
1=Per pixel graphic alpha mode.Alpha blend graphic and
overlay layer. The alpha from graphic pixel may be
inverted according to register field
2=Global alpha mode
3=Per pixel overlay alpha mode
For use with per pixel alpha blend mode. Selects whether
pre-multiplied alpha or non-multiplied alpha.
0=0x0 - When DxOVL_ALPHA_MODE = 0x1, then Pixel =
PIX_ALPHA * graphics pixel + (1-PIX_ALPHA) * overlay
pixel.When DxOVL_ALPHA_MODE = 0x3, then Pixel =
PIX_ALPHA * overlay pixel + (1-PIX_ALPHA) * graphic
pixel
1=0x1 - When DxOVL_ALPHA_MODE = 0x1, then Pixel =
graphic pixel + (1-PIX_ALPHA) * overlay pixel.When
DxOVL_ALPHA_MODE = 0x3, then Pixel = overlay pixel
+ (1-PIX_ALPHA) * graphic pixel
For use with pixel blend mode. Apply optional inversion to
the alpha value extracted form the graphics or overlay
surface data.
0=PIX_ALPHA = alpha from graphics or overlay
1=PIX_ALPHA = 1 - alpha from graphics or overlay
D1GRPH_KEY_RANGE_RED - RW - 32 bits -, GpuF0MMReg:0x6310
Field Name
D1GRPH_KEY_RED_LOW
Bits
15:0
Default
0x0
D1GRPH_KEY_RED_HIGH
31:16
0x0
Primary graphics keyer red component range
Description
Primary graphics keyer red component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Primary graphics keyer red component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
D1GRPH_KEY_RANGE_GREEN - RW - 32 bits -, GpuF0MMReg:0x6314
Field Name
D1GRPH_KEY_GREEN_LOW
Bits
15:0
Default
0x0
D1GRPH_KEY_GREEN_HIGH
31:16
0x0
Primary graphics keyer green component range
© 2009 Advanced Micro Devices, Inc.
Description
Primary graphics keyer green component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Primary graphics keyer green component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-141
Display Clock Control Registers
D1GRPH_KEY_RANGE_BLUE - RW - 32 bits -, GpuF0MMReg:0x6318
Field Name
D1GRPH_KEY_BLUE_LOW
Bits
15:0
Default
0x0
D1GRPH_KEY_BLUE_HIGH
31:16
0x0
Description
Primary graphics keyer blue component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Primary graphics keyer blue component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Primary graphics keyer blue component range
D1GRPH_KEY_RANGE_ALPHA - RW - 32 bits -, GpuF0MMReg:0x631C
Field Name
D1GRPH_KEY_ALPHA_LOW
Bits
15:0
Default
0x0
D1GRPH_KEY_ALPHA_HIGH
31:16
0x0
Primary graphics keyer alpha component range
Description
Primary graphics keyer alpha component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Primary graphics keyer alpha component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
D1OVL_KEY_RANGE_RED_CR - RW - 32 bits -, GpuF0MMReg:0x6320
Field Name
D1OVL_KEY_RED_CR_LOW
Bits
9:0
Default
0x0
D1OVL_KEY_RED_CR_HIGH
25:16
0x0
Primary overlay keyer red component range
Description
Primary overlay keyer red component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer red component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
D1OVL_KEY_RANGE_GREEN_Y - RW - 32 bits -, GpuF0MMReg:0x6324
Field Name
D1OVL_KEY_GREEN_Y_LOW
Bits
9:0
Default
0x0
D1OVL_KEY_GREEN_Y_HIGH
25:16
0x0
Primary overlay keyer green component range
43451 780G Register Reference Guide (Pub) Rev 1.01
2-142
Description
Primary overlay keyer green component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer green component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_KEY_RANGE_BLUE_CB - RW - 32 bits -, GpuF0MMReg:0x6328
Field Name
D1OVL_KEY_BLUE_CB_LOW
Bits
9:0
Default
0x0
D1OVL_KEY_BLUE_CB_HIGH
25:16
0x0
Description
Primary overlay keyer blue component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer blue component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer blue component range
D1OVL_KEY_ALPHA - RW - 32 bits -, GpuF0MMReg:0x632C
Field Name
D1OVL_KEY_ALPHA_LOW
Bits
7:0
Default
0x0
D1OVL_KEY_ALPHA_HIGH
23:16
0x0
Description
Primary overlay keyer alpha component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer alpha component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Primary overlay keyer alpha component range
2.9.6
Primary Display Color Matrix Transform Registers
D1OVL_COLOR_MATRIX_TRANSFORMATION_CNTL - RW - 32 bits -, GpuF0MMReg:0x6140
Field Name
D1OVL_COLOR_MATRIX_TRANSFORM
ATION_CNTL
Bits
2:0
Default
0x0
Matrix transformation control for primary display overlay pixels.
© 2009 Advanced Micro Devices, Inc.
Description
Matrix transformation control for primary display overlay
pixels. It is used when PIX_TYPE is 0.
0=No color space adjustment on display output of overlay
pixels
1=Apply display x color spcae control on the overlay
pixels based on DxCOLOR_MATRIX_COEF register
settings
2=Convert overlay pixel to standard definition YCbCr(601)
color space
3=Convert overlay pixels to high definition YCbCR(709)
color space
4=Convert overlay pixels to high definition TVRGB color
space
43451 780G Register Reference Guide (Pub) Rev 1.01
2-143
Display Clock Control Registers
D1GRPH_DFQ_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6150
Field Name
D1GRPH_DFQ_RESET
D1GRPH_DFQ_SIZE
Bits
0
6:4
Default
0x0
0x0
D1GRPH_DFQ_MIN_FREE_ENTRIES
10:8
0x0
Control of the deep flip queue for D1 graphics
Description
Reset the deep flip queue
Size of the deep flip queue
0=1 deep queue
1=2 deep queue
...
7=8 deep queue
Minimum # of free entries before surface pending is
asserted
D1GRPH_DFQ_STATUS - RW - 32 bits -, GpuF0MMReg:0x6154
Field Name
D1GRPH_PRIMARY_DFQ_NUM_ENTRI
ES (R)
Bits
3:0
Default
0x0
D1GRPH_SECONDARY_DFQ_NUM_EN
TRIES (R)
7:4
0x0
8
9
0x0
0x0
D1GRPH_DFQ_RESET_FLAG (R)
D1GRPH_DFQ_RESET_ACK (W)
Status of the deep flip queue for D1 graphics
Description
# of entries in primary deep flip queue
0=1 entry
1=2 entries
...
7=8 entries
# of entries in secondary deep flip queue
0=1 entry
1=2 entries
...
7=8 entries
Sticky bit: Deep flip queue in reset
Clear D1GRPH_DFQ_RESET_FLAG
D1GRPH_INTERRUPT_STATUS - RW - 32 bits -, GpuF0MMReg:0x6158
Field Name
D1GRPH_PFLIP_INT_OCCURRED (R)
D1GRPH_PFLIP_INT_CLEAR (W)
Bits
0
8
Default
0x0
0x0
Display 1 graphics interrupt status
Description
Display 1 graphics surface flip occurred
Write 1 to this filed will clear
D1GRPH_PFLIP_INT_OCCURRED bit
D1GRPH_INTERRUPT_CONTROL - RW - 32 bits -, GpuF0MMReg:0x615C
Field Name
D1GRPH_PFLIP_INT_MASK
Bits
0
Default
0x0
D1GRPH_PFLIP_INT_TYPE
8
0x0
Display 1 graphics interrupt mask
43451 780G Register Reference Guide (Pub) Rev 1.01
2-144
Description
Interrupt mask for Display 1 graphics surface flip
0=Disables interrupt
1=Enables interrupt
0=Legacy level based interrupt
1=Pulse based interrupt
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1GRPH_COLOR_MATRIX_TRANSFORMATION_CNTL - RW - 32 bits -, GpuF0MMReg:0x6380
Field Name
D1GRPH_COLOR_MATRIX_TRANSFOR
MATION_EN
Bits
0
Default
0x0
Description
Matrix transformation control for primary display graphics
and cursor pixel. It is used when PIX_TYPE is 1.
0=Disable
1=Enable
Matrix transformation control for primary display graphics and cursor pixel.
D1COLOR_MATRIX_COEF_1_1 - RW - 32 bits -, GpuF0MMReg:0x6384
Field Name
D1COLOR_MATRIX_COEF_1_1
Bits
16:0
Default
0x0
Description
Combined matrix constant C11 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_1_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C11 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_1_2 - RW - 32 bits -, GpuF0MMReg:0x6388
Field Name
D1COLOR_MATRIX_COEF_1_2
Bits
15:0
Default
0x0
Description
Combined matrix constant C12 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.00 to + 0.99).
Note: Bits[4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_1_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C12 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_1_3 - RW - 32 bits -, GpuF0MMReg:0x638C
Field Name
D1COLOR_MATRIX_COEF_1_3
Bits
15:0
Default
0x0
Description
Combined matrix constant C13 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.0 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_1_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C13 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_1_4 - RW - 32 bits -, GpuF0MMReg:0x6390
Field Name
D1COLOR_MATRIX_COEF_1_4
Description
Combined matrix constant C14 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_1_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C14 of RGB->YCbCr, contrast and brightness adjustment for primary display.
© 2009 Advanced Micro Devices, Inc.
Bits
26:8
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-145
Display Clock Control Registers
D1COLOR_MATRIX_COEF_2_1 - RW - 32 bits -, GpuF0MMReg:0x6394
Field Name
D1COLOR_MATRIX_COEF_2_1
Bits
15:0
Default
0x0
Description
Combined matrix constant C21 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_2_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C21 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_2_2 - RW - 32 bits -, GpuF0MMReg:0x6398
Field Name
D1COLOR_MATRIX_COEF_2_2
Bits
16:0
Default
0x0
Description
Combined matrix constant C22 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_2_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C22 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_2_3 - RW - 32 bits -, GpuF0MMReg:0x639C
Field Name
D1COLOR_MATRIX_COEF_2_3
Bits
15:0
Default
0x0
Description
Combined matrix constant C23 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_2_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C23 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_2_4 - RW - 32 bits -, GpuF0MMReg:0x63A0
Field Name
D1COLOR_MATRIX_COEF_2_4
Bits
26:8
Default
0x0
Description
Combined matrix constant C24 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_2_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C24 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_3_1 - RW - 32 bits -, GpuF0MMReg:0x63A4
Field Name
D1COLOR_MATRIX_COEF_3_1
Bits
15:0
Default
0x0
Description
Combined matrix constant C31 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_3_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C31 of RGB->YCbCr, contrast and brightness adjustment for primary display.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-146
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1COLOR_MATRIX_COEF_3_2 - RW - 32 bits -, GpuF0MMReg:0x63A8
Field Name
D1COLOR_MATRIX_COEF_3_2
Bits
15:0
Default
0x0
Description
Combined matrix constant C32 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_3_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C32 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_3_3 - RW - 32 bits -, GpuF0MMReg:0x63AC
Field Name
D1COLOR_MATRIX_COEF_3_3
Bits
16:0
Default
0x0
Description
Combined matrix constant C33 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_3_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C33 of RGB->YCbCr, contrast and brightness adjustment for primary display.
D1COLOR_MATRIX_COEF_3_4 - RW - 32 bits -, GpuF0MMReg:0x63B0
Field Name
D1COLOR_MATRIX_COEF_3_4
Description
Combined matrix constant C34 of RGB->YCbCr, contrast
and brightness adjustment for primary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D1COLOR_MATRIX_SIGN_3_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C34 of RGB->YCbCr, contrast and brightness adjustment for primary display.
2.9.7
Bits
26:8
Default
0x0
Primary Display Subsampling Registers
D1COLOR_SPACE_CONVERT - RW - 32 bits -, GpuF0MMReg:0x613C
Field Name
D1COLOR_SUBSAMPLE_CRCB_MODE
Sub-sampling control for primary display.
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
Default
0x0
Description
Sub-sampling control for primary display
0=Do not subsample CrCb(RB)
1=Subsample CrCb (RB) by using 2 tap average method
2=Subsample CrCb (RB) by using 1 tap on even pixel
3=Subsample CrCb (RB) by using 1 tap on odd pixel
43451 780G Register Reference Guide (Pub) Rev 1.01
2-147
Display Clock Control Registers
2.9.8
Primary Display Realtime Overlay Registers
D1OVL_RT_SKEWCOMMAND - RW - 32 bits -, GpuF0MMReg:0x6500
Field Name
D1OVL_RT_CLEAR_GOBBLE_COUNT
(W)
D1OVL_RT_INC_GOBBLE_COUNT (W)
D1OVL_RT_CLEAR_SUBMIT_COUNT
(W)
D1OVL_RT_INC_SUBMIT_COUNT (W)
D1OVL_RT_GOBBLE_COUNT (R)
D1OVL_RT_SUBMIT_COUNT (R)
Bits
0
Default
0x0
4
8
0x0
0x0
12
18:16
0x0
0x0
26:24
0x0
Reset or increment submit and gobble count
Description
Writing 1 to this bit clears the gobbleCount. This bit has
higher priority than inc_gobblecount
Writing 1 to this bit increments the gobbleCount
Writing 1 to this bit clears the submitCount. This bit has
higher priority than inc_submitcount
Writing 1 to this bit increments the submitCount
Read only register
The gobble count value increments with each
inc_gobble_count, and resets with clear_gobble_count
commands. It wraps around on overflow during increment.
Read only register
Submits the count value which increments with each
inc_submit_count, and resets with clear_submit_count
commands.
It wraps around on overflow during increment.
D1OVL_RT_SKEWCONTROL - RW - 32 bits -, GpuF0MMReg:0x6504
Field Name
D1OVL_RT_CAPS
Bits
2:0
Default
0x0
D1OVL_RT_SKEW_MAX
Controls for submit and gobble counts
6:4
0x0
Description
Max value in submitCount and gobbleCount. This is the
number of contents buffer - 1
It should reset counters before programming this field
Max skew allowed between gobbleCount and submitCount
D1OVL_RT_BAND_POSITION - RW - 32 bits -, GpuF0MMReg:0x6508
Field Name
Bits
Default
D1OVL_RT_TOP_SCAN
13:0
0x0
D1OVL_RT_BTM_SCAN
29:16
0x0
the position of the top and bottom scan line for next RT
Description
Defines the top scan line for the next RT (inclusive)
Defines the bottom scan line for next RT (exclusive)
D1OVL_RT_PROCEED_COND - RW - 32 bits -, GpuF0MMReg:0x650C
Field Name
D1OVL_RT_REDUCE_DELAY
Bits
0
Default
0x0
D1OVL_RT_RT_FLIP
4
0x0
D1OVL_RT_PROCEED_ON_EOF_DISA
BLE
8
0x0
D1OVL_RT_WITH_HELD_ON_SOF
12
0x0
D1OVL_RT_CLEAR_GOBBLE_GO (W)
14
0x0
29:16
0x0
D1OVL_RT_TEAR_PROOF_HEIGHT
Select RT flip proceed condition
43451 780G Register Reference Guide (Pub) Rev 1.01
2-148
Description
0=Selects delay optimized scheme
1=Selects basic render behind delay scan scheme
0=Selects bandSync to be exposed to CP
1=Selects frameSync to be exposed to CP
0=Enables unfinished bands to pass bandSync on EOF
(valid only in basic scheme)
1=Disables this feature
0=Disables proceedOnEOF on next frameSync
1=Disables proceedOnEOF on next SOF
This bit clears gobbleGo. It disables another frame submit
before next flip (ignored in basic scheme)
Defines the number of scan lines above topscan.
If display starts reading from there, RT should wait
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1OVL_RT_STAT - RW - 32 bits -, GpuF0MMReg:0x6510
Field Name
D1OVL_RT_FIP_PROCEED_ACK (W)
Bits
0
Default
0x0
D1OVL_RT_FRAME_SYNC_ACK (W)
1
0x0
D1OVL_RT_OVL_START_ACK (W)
2
0x0
D1OVL_RT_BAND_INVISIBLE (R)
D1OVL_RT_BAND_SYNC (R)
8
9
0x0
0x0
D1OVL_RT_EOF_PRPCEED (R)
10
0x0
D1OVL_RT_FIP_PROCEED (R)
11
0x0
D1OVL_RT_FRAME_SYNC (R)
12
0x0
D1OVL_RT_GOBBLE_GO (R)
D1OVL_RT_NEW_SUBMIT (R)
D1OVL_RT_OVL_START (R)
13
14
15
0x0
0x0
0x0
D1OVL_RT_OVL_ENDED (R)
16
0x0
D1OVL_RT_SAFE_ZONE (R)
D1OVL_RT_SWITCH_REGIONS (R)
17
18
0x0
0x0
D1OVL_SKEW_MAX_REACHED (R)
19
0x0
31:20
0x0
D1OVL_LINE_COUNTER (R)
Status Bits
2.9.9
Description
The sticky bit clears the FIP_PROCEED FLAG flag when
written
The sticky bit clears the RT_FRAME_SYNC flag when
written
The sticky bit clears the OVL_START FLAG flag when
written
Debug bit indicating that overlay scanning in invisble region
Debug bit indicating that overlay bottom scan is less the line
counter
Debug bit indicating that overlay is ended. Set at eof and
reset at overlay start
Sticky debug bit that set when RT_FLIP_PROCEED signal
asserted.
Sticky debug bit indicating that overlay start set and a new
submission occured
Debug bit that set on frame_sync and clear at gobbleclr
Debug bit indicating a new submission occurred
Debug bit indicating that line buffer detects start of overlay
being accessed
Debug bit indicating that line buffer detects that the end of
overlay being accessed
Debug bit indicating that overlay is scaning in safe zone
Debug bit showing the postion of scan region relative to
display
Debug bit indicating that line buffer detected maximum
skew reached
Debug bit showing display line counter value
Primary Display Hardware Cursor Registers
D1CUR_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6400
Field Name
D1CURSOR_EN
Bits
0
Default
0x0
D1CURSOR_MODE
9:8
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Primary display hardware cursor enabled.
0=Disable
1=Enable
Primary display hardware cursor mode.
For 2bpp mode, each line of cursor data is stored in
memory as 16 bits of AND data followed by 16 bits XOR
data.
For color AND/XOR mode, each pixel is stored sequentially
in memory as 32bits each in aRGB8888 format with bit 31
of each DWord being the AND bit.
For the color alpha modes the format is also 32bpp
aRGB8888 with all 8 bits of the alpha being used.All HW
cursor lines must be 64 pixels wide and all lines must be
stored sequentially in memory.
0=Mono (2bpp)
1=Color 24bpp + 1 bit AND (32bpp)
2=Color 24bpp + 8 bit alpha (32bpp) premultiplied alpha
3=Color 24bpp + 8 bit alpha (32bpp)unmultiplied alpha
43451 780G Register Reference Guide (Pub) Rev 1.01
2-149
Display Clock Control Registers
D1CURSOR_2X_MAGNIFY
16
0x0
D1CURSOR_FORCE_MC_ON
20
0x0
Primary display hardware control
Primary display hardware cursor 2x2 magnification.
0=No 2x2 magnification
1=2x2 magnification in horizontal and vertical direction
When set, if the incoming data is in D1 cursor region,
DCP_LB_cursor1_allow_stutter is set. This field in this
double bufferred register is not double buffered
D1CUR_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6408
Field Name
D1CURSOR_SURFACE_ADDRESS
Bits
31:0
Default
0x0
Primary display hardware cursor surface base address.
Description
Primary display hardware cursor surface base address in
byte. It is 4K byte aligned.
Note: Bits {11:0] of this field are hardwired to 0.
D1CUR_SIZE - RW - 32 bits -, GpuF0MMReg:0x6410
Field Name
D1CURSOR_HEIGHT
D1CURSOR_WIDTH
Primary display hardware size
Bits
5:0
21:16
Default
0x0
0x0
Description
Primary display hardware cursor height minus 1.
Primary display hardware cursor width minus 1.
D1CUR_POSITION - RW - 32 bits -, GpuF0MMReg:0x6414
Field Name
D1CURSOR_Y_POSITION
Bits
12:0
Default
0x0
D1CURSOR_X_POSITION
28:16
0x0
Primary display hardware cursor position
Description
Primary display hardware cursor X coordinate at the hot
spot relative to the desktop coordinates.
Primary display hardware cursor X coordinate at the hot
spot relative to the desktop coordinates.
D1CUR_HOT_SPOT - RW - 32 bits -, GpuF0MMReg:0x6418
Field Name
D1CURSOR_HOT_SPOT_Y
Bits
5:0
Default
0x0
D1CURSOR_HOT_SPOT_X
21:16
0x0
Primary display hardware cursor hot spot position
Description
Primary display hardware cursor hot spot X length relative
to the top left corner.
Primary display hardware cursor hot spot Y length relative
to the top left corner.
D1CUR_COLOR1 - RW - 32 bits -, GpuF0MMReg:0x641C
Field Name
D1CUR_COLOR1_BLUE
D1CUR_COLOR1_GREEN
Bits
7:0
15:8
Default
0x0
0x0
D1CUR_COLOR1_RED
Primary display hardware cursor color 1.
23:16
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-150
Description
Primary display hardware cursor blue component of color 1.
Primary display hardware cursor green component of color
1.
Primary display hardware cursor red component of color 1.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1CUR_COLOR2 - RW - 32 bits -, GpuF0MMReg:0x6420
Field Name
D1CUR_COLOR2_BLUE
D1CUR_COLOR2_GREEN
Bits
7:0
15:8
Default
0x0
0x0
D1CUR_COLOR2_RED
Primary display hardware cursor color 2.
23:16
0x0
Description
Primary display hardware cursor blue component of color 2.
Primary display hardware cursor green component of color
2.
Primary display hardware cursor red component of color 2.
D1CUR_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6424
Field Name
D1CURSOR_UPDATE_PENDING (R)
Bits
0
Default
0x0
D1CURSOR_UPDATE_TAKEN (R)
1
0x0
D1CURSOR_UPDATE_LOCK
16
0x0
D1CURSOR_DISABLE_MULTIPLE_UPD
ATE
24
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Primary display hardware cursor update pending status. It
is set to 1 after a host write to cursor double buffer register.
It is cleared after double buffering is done. The double
buffering occurs when D1CURSOR_UPDATE_PENDING =
1 and D1CURSOR_UPDATE_LOCK = 0 and V_UPDATE =
1.
If CRTC1 is disabled, the registers will be updated instantly.
The D1CUR double buffer registers are:
D1CURSOR_EN
D1CURSOR_MODE
D1CURSOR_2X_MAGNIFY
D1CURSOR_SURFACE_ADDRESS
D1CURSOR_HEIGHT
D1CURSOR_WIDTH
D1CURSOR_X_POSITION
D1CURSOR_Y_POSITION
D1CURSOR_HOT_SPOT_X
D1CURSOR_HOT_SPOT_Y
0=No update pending
1=Update pending
Primary display hardware cursor update taken status. It is
set to 1 when double buffering occurs and cleared when
V_UPDATE = 0
Primary display hardware cursor update lock control.
0=Unlocked
1=Locked
0=D1CURSOR registers can be updated multiple times in
one V_UPDATE period
1=D1CURSOR registers can only be updated once in one
V_UPDATE period
43451 780G Register Reference Guide (Pub) Rev 1.01
2-151
Display Clock Control Registers
2.9.10 Primary Display Hardware Icon Registers
D1ICON_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6440
Field Name
D1ICON_ENABLE
Bits
0
Default
0x0
D1ICON_2X_MAGNIFY
16
0x0
D1ICON_FORCE_MC_ON
20
0x0
Primary display hardware icon control.
Description
Primary display hardware icon enable.
0=Disable
1=Enable
Primary display hardware icon 2x2 magnification.
0=No 2x2 magnification
1=2x2 magnification in horizontal and vertical direction
When set, if the incoming data is in D1 icon region,
DCP_LB_icon1_allow_stutter is set. This field in this double
bufferred register is not double buffered.
D1ICON_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6448
Field Name
D1ICON_SURFACE_ADDRESS
Bits
31:0
Default
0x0
Primary display hardware icon surface base address.
Description
Primary display hardware icon surface base address in
byte. It is 4K byte aligned.
Note: Bits [11:0] of this field are hardwired to 0.
D1ICON_SIZE - RW - 32 bits -, GpuF0MMReg:0x6450
Field Name
D1ICON_HEIGHT
D1ICON_WIDTH
Primary display hardware icon size.
Bits
6:0
22:16
Default
0x0
0x0
Description
Primary display hardware icon height minus 1.
Primary display hardware icon width minus 1.
D1ICON_START_POSITION - RW - 32 bits -, GpuF0MMReg:0x6454
Field Name
D1ICON_Y_POSITION
Bits
12:0
Default
0x0
D1ICON_X_POSITION
28:16
0x0
Primary display hardware icon position
43451 780G Register Reference Guide (Pub) Rev 1.01
2-152
Description
Primary display hardware icon Y start coordinate related to
the desktop coordinates.
Note: The icon cannot be off the top and off the left edge of
the display surface. But it can be off the bottom and off the
right edge of the display.
Primary display hardware icon X start coordinate relative to
the desktop coordinates.
Note: The icon cannot be off the top and off the left edge of
the display surface. But it can be off the bottom and off the
right edge of the display.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1ICON_COLOR1 - RW - 32 bits -, GpuF0MMReg:0x6458
Field Name
D1ICON_COLOR1_BLUE
D1ICON_COLOR1_GREEN
D1ICON_COLOR1_RED
Primary display hardware icon color 1.
Bits
7:0
15:8
23:16
Default
0x0
0x0
0x0
Description
Primary display hardware icon blue component of color 1.
Primary display hardware icon green component of color 1.
Primary display hardware icon red component of color 1.
D1ICON_COLOR2 - RW - 32 bits -, GpuF0MMReg:0x645C
Field Name
D1ICON_COLOR2_BLUE
D1ICON_COLOR2_GREEN
D1ICON_COLOR2_RED
Primary display hardware icon color 2.
Bits
7:0
15:8
23:16
Default
0x0
0x0
0x0
Description
Primary display hardware icon blue component of color 2.
Primary display hardware icon green component of color 2.
Primary display hardware icon red component of color 2.
D1ICON_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6460
Field Name
D1ICON_UPDATE_PENDING (R)
Bits
0
Default
0x0
D1ICON_UPDATE_TAKEN (R)
1
0x0
D1ICON_UPDATE_LOCK
16
0x0
D1ICON_DISABLE_MULTIPLE_UPDATE
24
0x0
Primary display hardware icon update control
© 2009 Advanced Micro Devices, Inc.
Description
Primary display hardware icon update Pending status. It is
set to 1 after a host write to icon double buffer register. It is
cleared after double buffering is done. The double buffering
occurs when D1ICON_UPDATE_PENDING = 1 and
D1ICON_UPDATE_LOCK = 0 and V_UPDATE = 1.
If CRTC1 is disabled, the registers will be updated instantly.
D1IOCN double buffer registers include :
D1ICON_ENABLE
D1ICON_2X_MAGNIFY
D1ICON_SURFACE_ADDRESS
D1ICON_HEIGHT
D1ICON_WIDTH
D1ICON_Y_POSITION
D1ICON_X_POSITION
0=No update pending
1=Update pending
Primary display hardware icon update Taken status. It is set
to 1 when double buffering occurs and cleared when
V_UPDATE = 0
Primary display hardware icon update lock control.
0=Unlocked
1=Locked
0=D1ICON registers can be updated multiple times in one
V_UPDATE period
1=D1ICON registers can only be updated once in one
V_UPDATE period
43451 780G Register Reference Guide (Pub) Rev 1.01
2-153
Display Clock Control Registers
2.9.11 Primary Display Multi-VPU Control Registers
D1_MVP_AFR_FLIP_MODE - RW - 32 bits -, GpuF0MMReg:0x6514
Field Name
D1_MVP_AFR_FLIP_MODE
Bits
1:0
Default
0x0
S/W writes to this register in AFR mode for display 1 page flip
10=Real flip
11=Dummy flip
Description
D1_MVP_AFR_FLIP_FIFO_CNTL - RW - 32 bits -, GpuF0MMReg:0x6518
Field Name
D1_MVP_AFR_FLIP_FIFO_NUM_ENTRI
ES (R)
D1_MVP_AFR_FLIP_FIFO_RESET
D1_MVP_AFR_FLIP_FIFO_RESET_FLA
G (R)
D1_MVP_AFR_FLIP_FIFO_RESET_ACK
Bits
3:0
Default
0x0
4
8
0x0
0x0
Resets the AFR flip FIFO
Sticky bit of the AFR flip fifo reset status
12
0x0
Clears the DC_LB_MVP_AFR_FLIP_RESET_FLAG
register bit
This register controls AFR Flip FIFO in display 1
Description
Number of valid entries in the AFR flip FIFO
D1_MVP_FLIP_LINE_NUM_INSERT - RW - 32 bits -, GpuF0MMReg:0x651C
Field Name
D1_MVP_FLIP_LINE_NUM_INSERT_MO
DE
Bits
1:0
Default
0x2
Description
00=No insertion: 0 is appended
01=Debug: insert D1_MVP_FLIP_LINE_NUM_INSERT
register value; 10 - normal Hsync mode, insert the sum of
LB line number +
DC_LB_MVP_FLIP_LINE_NUM_OFFSET
D1_MVP_FLIP_LINE_NUM_INSERT
21:8
0x0
Used for debug purpose. This is what will be the line
number carried to downstream GPUs if
D1_MVP_FLIP_LINE_NUM_INSERT_EN is set
D1_MVP_FLIP_LINE_NUM_OFFSET
29:24
0x0
Used in normal HSYNC flipping operation. This is the
number added to the current LB (desktop) line number for
carrying to the downstream GPUs
D1_MVP_FLIP_AUTO_ENABLE
30
0x0
Enables automatic AFR/SFR flipping for display 1
This register controls line number insertion for the Hsync flipping mode in display 1
D1CRTC_MVP_CONTROL1 - RW - 32 bits -, GpuF0MMReg:0x6038
Field Name
MVP_EN
MVP_MIXER_MODE
Bits
0
6:4
Default
0x0
0x0
MVP_MIXER_SLAVE_SEL
8
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-154
Description
Enables MVP feature
000=Split mode/super-tile mode
001=AFR manual (driver control)
010=AFR (switching)
011=AFR manual switch (set inband control character
through register)
100=SuperAA with gamma and degamma enabled
101=SuperAA with only gamma enabled
0=In AFR manual (drive control) mode, use master inputs
in the next frame
1=Use the slave input
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
MVP_MIXER_SLAVE_SEL_DELAY_UNT
IL_END_OF_BLANK
9
0x0
MVP_ARBITRATION_MODE_FOR_AFR_
MANUAL_SWITCH_MODE
10
0x0
MVP_RATE_CONTROL
12
0x0
MVP_CHANNEL_CONTROL
16
0x0
MVP_GPU_CHAIN_LOCATION
21:20
0x0
MVP_DISABLE_MSB_EXPAND
24
0x0
MVP_30BPP_EN
MVP_TERMINATION_CNTL_A
MVP_TERMINATION_CNTL_B
MVP Control 1
28
30
31
0x0
0x0
0x0
0=MVP_MIXER_SLAVE_SEL takes effect immediately
1=MVP_MIXER_SLAVE_SEL does not take effect until
end of horizontal or vertical blank region
Arbitration scheme used when both master and slave GPU
switch AFR flip queue status
0=Pixel source comes from the GPU which last make the
switch
1=Pixel source changes to the GPU which is not currently
displayed
0=DDR
1=SDR
0=Single channel
1=Dual channel
The location of the GPU in a chain
00=Master GPU
01=Middle GPU
10=Head slave GPU (or slave GPU in dual-GPU system
How to expand each color component of pixel data from
slave GPU from 8 to 10 bits
0=Dynamic expansion
1=Pad 0s
Enables 30bpp operation
Controls DVP termination resistors
Controls DVP termination resistors
D1CRTC_MVP_CONTROL2 - RW - 32 bits -, GpuF0MMReg:0x603C
Field Name
MVP_MUX_DE_DVOCNTL0_SEL
Bits
0
Default
0x0
MVP_MUX_DE_DVOCNTL2_SEL
4
0x0
MVP_MUXA_CLK_SEL
8
0x0
MVP_MUXB_CLK_SEL
12
0x0
MVP_DVOCNTL_MUX
16
0x0
MVP_FLOW_CONTROL_OUT_EN
MVP_SWAP_LOCK_OUT_EN
20
24
0x0
0x0
MVP_SWAP_AB_IN_DC_DDR
28
0x1
Description
0=Selects DVOCNT2
1=Selects DVOCNT0
0=Selects DVOCNT2
1=Selects DVOCNT0
0=Selects CLKA
1=Selects CLKB
0=Selects CLKA
1=Selects CLKB
0=DVOCNTL[2:0] = DVO_DE, DVO_HSYNC,
DVO_VSYNC
1=DVOCNTL[2:0] = DVO_DE, MVP_DVOCLK_C,
DVO_DE
Enables flow_control_out
0=Swap_lock_out is not enabled
1=Enable swap_lock out in GPIO
1=Swap in A & B data in dual channel DDR mode. This is
the default
MVP Control 2
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-155
Display Clock Control Registers
D1CRTC_MVP_FIFO_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6040
Field Name
MVP_STOP_SLAVE_WM
Bits
7:0
Default
0x8
MVP_PAUSE_SLAVE_WM
15:8
0x8
MVP_PAUSE_SLAVE_CNT
23:16
0x4
MVP FIFO Control
Description
At the period after the start of DE from slave GPU, if MVP
FIFO level exceeds this watermark, flow control is asserted
In the middle of receiving a raster line from the slave GPU,
if MVP FIFO level falls below this watermark, flow control
signal is asserted for MVP_PAUSE_SLAVE_CNT cycles
In the middle of receiving a raster line from the slave GPU,
if MVP FIFO level falls below this watermark, flow control
signal is asserted for MVP_PAUSE_SLAVE_CNT cycles
D1CRTC_MVP_FIFO_STATUS - RW - 32 bits -, GpuF0MMReg:0x6044
Field Name
MVP_FIFO_LEVEL (R)
MVP_FIFO_OVERFLOW (R)
MVP_FIFO_OVERFLOW_OCCURRED
(R)
MVP_FIFO_OVERFLOW_ACK
MVP_FIFO_UNDERFLOW (R)
MVP_FIFO_UNDERFLOW_OCCURRED
(R)
MVP_FIFO_UNDERFLOW_ACK
MVP_FIFO_ERROR_MASK
MVP_FIFO_ERROR_INT_STATUS (R)
MVP FIFO Status
Bits
7:0
8
12
Default
0x0
0x0
0x0
Description
MVP FIFO level, in # of pixels
MVP FIFO overflows
Sticky bit - MVP FIFO overflow has occurred
16
20
24
0x0
0x0
0x0
Resets MVP_FIFO_OVERFLOW_OCCURRED
MVP FIFO underflows
Sticky bit - MVP FIFO underflows occurred
28
30
0x0
0x0
31
0x0
Resets MVP_FIFO_UNDERFLOW_OCCURRED
Set to 1 to enable interrupt on mvp fifo overflow or
underflow event
Fifo error status flag (masked OR of fifo over/uderflow)
D1CRTC_MVP_SLAVE_STATUS - RW - 32 bits -, GpuF0MMReg:0x6048
Field Name
MVP_SLAVE_PIXELS_PER_LINE_RCVE
D (R)
MVP_SLAVE_LINES_PER_FRAME_RCV
ED (R)
MVP Slave Status
Bits
12:0
Default
0x0
28:16
0x0
Description
The number of active pixels per line received from the slave
GPU
The number of active lines per frame received from the
slave GPU
D1CRTC_MVP_INBAND_CNTL_CAP - RW - 32 bits -, GpuF0MMReg:0x604C
Field Name
MVP_IGNOR_INBAND_CNTL
MVP_PASSING_INBAND_CNTL_EN
Bits
0
4
Default
0x1
0x0
MVP_INBAND_CNTL_CHAR_CAP (R)
MVP Capture Inband Control
31:8
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-156
Description
Master GPU ignors the inband control signal
Slave GPU passes upstream slave GPU to downstream
slave GPU/master GPU
Inband control signal received from slave GPU
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1CRTC_MVP_INBAND_CNTL_INSERT - RW - 32 bits -, GpuF0MMReg:0x6050
Field Name
D1CRTC_MVP_INBAND_OUT_MODE
Bits
1:0
Default
0x0
D1CRTC_MVP_INBAND_CNTL_CHAR_I
NSERT
MVP Insert Inband Control
31:8
0x0
Description
00=Disable inband insertion
01=Used for debug only: insert register
MVP_INBAND_CNTL_CHAR_INSERT
10=Normal mode: insert the character generated by
MVP_mixer
Used for debug only: 24-bit control character for insertion
D1CRTC_MVP_INBAND_CNTL_INSERT_TIMER - RW - 32 bits -, GpuF0MMReg:0x6054
Field Name
D1CRTC_MVP_INBAND_CNTL_CHAR_I
NSERT_TIMER
Bits
7:0
Default
0x8
MVP Insert Inband Control Timer
Description
The number of clock cycles the character insertion trigger
from the line buffer needs to be ahead of end of lines for
CRTC to insert the in-band control character
D1CRTC_MVP_BLACK_KEYER - RW - 32 bits -, GpuF0MMReg:0x6058
Field Name
Bits
Default
Description
MVP_BLACK_KEYER_R
9:0
0x0
Black keyer value, for red pixel
MVP_BLACK_KEYER_G
19:10
0x0
Black keyer value, for green pixel
MVP_BLACK_KEYER_B
29:20
0x0
Black keyer value, for blue pixel
MVP Black keyer for smoothing out pixels after black keyer in LB in SFR mode
D1CRTC_MVP_STATUS - RW - 32 bits -, GpuF0MMReg:0x605C
Field Name
D1CRTC_FLIP_NOW_OCCURRED (R)
Bits
0
Default
0x0
D1CRTC_AFR_HSYNC_SWITCH_DONE
_OCCURRED (R)
4
0x0
D1CRTC_FLIP_NOW_CLEAR (W)
16
0x0
D1CRTC_AFR_HSYNC_SWITCH_DONE
_CLEAR (W)
20
0x0
Reports status for MVP flipping in CRTC1
© 2009 Advanced Micro Devices, Inc.
Description
Reports whether flip_now has occurred. A sticky bit.
0=Has not occurred
1=Has occurred
Reports whether afr_hsync_switch_done has occurred. A
sticky bit.
0=Has not occurred
1=Has occurred
Clears the sticky bit D1CRTC_FLIP_NOW_OCCURRED
when written with '1'
Clears the sticky bit
D1CRTC_AFR_HSYNC_SWITCH_DONE_OCCURRED
when written with '1'
43451 780G Register Reference Guide (Pub) Rev 1.01
2-157
Display Clock Control Registers
D2CRTC_MVP_INBAND_CNTL_INSERT - RW - 32 bits -, GpuF0MMReg:0x6838
Field Name
D2CRTC_MVP_INBAND_OUT_MODE
Bits
1:0
Default
0x0
D2CRTC_MVP_INBAND_CNTL_CHAR_I
NSERT
MVP Insert Inband Control for CRTC2
31:8
0x0
Description
00=Disable inband insertion
01=Used for debug only: insert register
MVP_INBAND_CNTL_CHAR_INSERT
10=Normal mode: insert the character generated by
MVP_mixer
Used for debug only: 24-bit control character for insertion
D2CRTC_MVP_INBAND_CNTL_INSERT_TIMER - RW - 32 bits -, GpuF0MMReg:0x683C
Field Name
D2CRTC_MVP_INBAND_CNTL_CHAR_I
NSERT_TIMER
Bits
7:0
Default
0x8
MVP Insert Inband Control Timer for CRTC2
Description
The number of clock cycles the character insertion trigger
from the line buffer needs to be ahead of end of lines for
CRTC to insert the in-band control character
D1CRTC_MVP_CRC_CNTL - RW - 32 bits -, GpuF0MMReg:0x6840
Field Name
MVP_CRC_BLUE_MASK
MVP_CRC_GREEN_MASK
MVP_CRC_RED_MASK
MVP_CRC_EN
Bits
7:0
15:8
23:16
28
Default
0xff
0xff
0xff
0x0
Description
Mask bit for blue component
Mask bit for green component
Mask bit for red component
0=CRC disabled
1=CRC enabled
CRC control register for MVP
D1CRTC_MVP_CRC_RESULT - RW - 32 bits -, GpuF0MMReg:0x6844
Field Name
MVP_CRC_BLUE_RESULT (R)
Bits
7:0
Default
0x0
MVP_CRC_GREEN_RESULT (R)
15:8
0x0
MVP_CRC_RED_RESULT (R)
23:16
0x0
CRC result for each frame
Description
CRC result for each frame (DE region only) - Blue
component
CRC result for each frame (DE region only) - Green
component
CRC result for each frame (DE region only) - Red
component
D1CRTC_MVP_CRC2_CNTL - RW - 32 bits -, GpuF0MMReg:0x6848
Field Name
MVP_CRC2_BLUE_MASK
MVP_CRC2_GREEN_MASK
MVP_CRC2_RED_MASK
MVP_CRC2_EN
Bits
7:0
15:8
23:16
28
Default
0xff
0xff
0xff
0x0
CRC2 control register for MVP
43451 780G Register Reference Guide (Pub) Rev 1.01
2-158
Description
Mask bit for blue component
Mask bit for green component
Mask bit for red component
0=CRC2 disabled
1=CRC2 enabled
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D1CRTC_MVP_CRC2_RESULT - RW - 32 bits -, GpuF0MMReg:0x684C
Field Name
MVP_CRC2_BLUE_RESULT (R)
Bits
7:0
Default
0x0
MVP_CRC2_GREEN_RESULT (R)
15:8
0x0
MVP_CRC2_RED_RESULT (R)
23:16
0x0
CRC2 result for each frame
Description
CRC2 result for each frame (DE region only) - Blue
component
CRC2 result for each frame (DE region only) - Green
component
CRC2 result for each frame (DE region only) - Red
component
D1CRTC_MVP_CONTROL3 - RW - 32 bits -, GpuF0MMReg:0x6850
Field Name
MVP_RESET_IN_BETWEEN_FRAMES
Bits
0
Default
0x1
MVP_DDR_SC_AB_SEL
4
0x0
MVP_DDR_SC_B_START_MODE
8
0x0
MVP_FLOW_CONTROL_OUT_FORCE_
ONE
MVP_FLOW_CONTROL_OUT_FORCE_
ZERO
MVP_FLOW_CONTROL_CASCADE_EN
MVP_SWAP_48BIT_EN
12
0x0
Description
1=Reset pointers, state machines of the MVP receiving
logic between frames
0=Select bundle A in DDR single channel mode
1=Select bundle B
0=Assuming the read & write clocks for meso-FIFO B is
meso-chronous
1=Assuming they are synchronous
1=Force flow_control_out to 1
16
0x0
1=Force flow_control_out to 0
20
24
0x0
0x0
28
0x0
MVP_FLOW_CONTROL_IN_CAP (R)
MVP Control Register 3
1=Cascade flow control in multi-GPU
1=Swap the least & most signficant 24 bits of the data as
they read out of the FIFO
Capture flow_control_in, used for diagnostics
D1CRTC_MVP_RECEIVE_CNT_CNTL1 - RW - 32 bits -, GpuF0MMReg:0x6854
Field Name
MVP_SLAVE_PIXEL_ERROR_CNT (R)
Bits
12:0
Default
0x0
MVP_SLAVE_LINE_ERROR_CNT (R)
28:16
0x0
31
0x1
MVP_SLAVE_DATA_CHK_EN
MVP Receive Counter Control 1
Description
Count # of pixels in a line that is wrong, reset by active edge
of hsync
Count # of lines in a frame that is wrong, reset by frame
start
Enable line & pixel counter, should be enabled a couple of
frames after master is enabled
D1CRTC_MVP_RECEIVE_CNT_CNTL2 - RW - 32 bits -, GpuF0MMReg:0x6858
Field Name
MVP_SLAVE_FRAME_ERROR_CNT (R)
MVP_SLAVE_FRAME_ERROR_CNT_RE
SET
MVP Receiver Counter Control 2
© 2009 Advanced Micro Devices, Inc.
Bits
12:0
31
Default
0x0
0x0
Description
Count # of frames that is wrong
Reset MVP_SLAVE_FRAME_ERROR_CNT
43451 780G Register Reference Guide (Pub) Rev 1.01
2-159
Display Clock Control Registers
2.9.12 Secondary Display Graphics Control Registers
D2GRPH_ENABLE - RW - 32 bits -, GpuF0MMReg:0x6900
Field Name
D2GRPH_ENABLE
Bits
0
Default
0x1
Secondary graphic enabled.
Description
Secondary graphic enabled.
0=Disable
1=Enable
D2GRPH_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6904
Field Name
D2GRPH_DEPTH
Bits
1:0
Default
0x0
D2GRPH_Z
D2GRPH_FORMAT
5:4
10:8
0x0
0x0
D2GRPH_TILE_COMPACT_EN
12
0x0
D2GRPH_ADDRESS_TRANSLATION_E
NABLE
16
0x0
D2GRPH_PRIVILEGED_ACCESS_ENAB
LE
17
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-160
Description
Secondary graphic pixel depth.
0=8bpp
1=16bpp
2=32bpp
3=64bpp
Z[1:0] value for tiling
Secondary graphic pixel format. It is used together with
D1GRPH_DEPTH to define the graphic pixel format.
If (D1GRPH_DEPTH = 0x0)(8 bpp)
0x0=Indexed
Others=Reserved
else if (D1GRPH_DEPTH = 0x1)(16 bpp)
0x0=ARGB 1555
0x1=RGB 565
0x2=ARGB 4444
0x3=Alpha index 88
0x4=Monochrome 16
0x5=BGRA 5551
Others - reserved
else if (D1GRPH_DEPTH = 0x2)(32 bpp)
0x0=ARGB 8888
0x1=ARGB 2101010
0x2=32bpp digital output
0x3=8-bit ARGB 2101010
0x4=BGRA 1010102
0x5=8-bit BGRA 1010102
0x6=RGB 111110
0x7=BGR 101111
Others=Reserved
else if (D1GRPH_DEPTH = 0x3)(64 bpp)
0x0=ARGB 16161616
0x1=64bpp digital output ARGB[13:2]
0x2=64bpp digital output RGB[15:0]
0x3=64bpp digital output ARGB[11:0]
0x4=64bpp digital output BGR[15:0]
Others=Reserved
Enables multichip tile compaction
0=Disable
1=Enable
Enables display 2 address translation
0=0=Physical memory
1=1=Virtual memory
Enables display 2 privileged page access
0=0=No priveledged access
1=1=Priveledged access
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2GRPH_ARRAY_MODE
23:20
0x0
D2GRPH_16BIT_ALPHA_MODE
25:24
0x0
D2GRPH_16BIT_FIXED_ALPHA_RANG
E
30:28
0x0
Secondary graphic pixel depth and format.
© 2009 Advanced Micro Devices, Inc.
Defines the tiling mode
0=ARRAY_LINEAR_GENERAL: Unaligned linear array
1=ARRAY_LINEAR_ALIGNED: Aligned linear array
2=ARRAY_1D_TILED_THIN1: Uses 1D 8x8x1 tiles
3=ARRAY_1D_TILED_THICK: Uses 1D 8x8x4 tiles
4=ARRAY_2D_TILED_THIN1: Uses 8x8x1 macro-tiles
5=ARRAY_2D_TILED_THIN2: Macro-tiles are 2x high
6=ARRAY_2D_TILED_THIN4: Macro-tiles are 4x high
7=ARRAY_2D_TILED_THICK: Uses 8x8x4 macro-tiles
8=ARRAY_2B_TILED_THIN1: uses row bank swapping
9=ARRAY_2B_TILED_THIN2: uses row bank swapping
10=ARRAY_2B_TILED_THIN4: uses row bank swapping
11=ARRAY_2B_TILED_THICK: uses row bank swapping
12=ARRAY_3D_TILED_THIN1: Slices are pipe rotated
13=ARRAY_3D_TILED_THICK: Slices are pipe rotated
14=ARRAY_3B_TILED_THIN1: Slices are pipe rotated
15=ARRAY_3B_TILED_THICK: Slices are pipe rotated
This field is only used if 64 bpp graphics bit depth and
graphics/overlay blend using per-pixel alpha from graphics
channel. It is used for processing 16 bit alpha. The fixed
point graphics alpha value in the frame buffer is always
clamped to 0.0 - 1.0 data range.
0x0=Floating point alpha (1 sign bit, 5 bit exponent, 10 bit
mantissa)
0x1=Fixed point alpha with normalization from 256/256 to
255/255 to represent 1.0
0x2=Fixed point alpha with no normalization
0x3=Fixed point alpha using lower 8 bits of frame buffer
value, no normalization
This register field is only used if 64 bpp graphics bit depth
and D2GRPH_16BIT_ALPHA_MODE = 01 or 10. Also only
used if graphics/overlay blend using per-pixel alpha from
graphics channel. Final alpha blend value is rounded to 8
bits after optional normalization step (see
D2GRPH_16BIT_ALPHA_MODE).
0x0=Use bits [15:0] of input alpha value for blend alpha
0x1=Use bits [14:0] of input alpha value for blend alpha
0x2=Use bits [13:0] of input alpha value for blend alpha
0x3=Use bits [12:0] of input alpha value for blend alpha
0x4=Use bits [11:0] of input alpha value for blend alpha
0x5=Use bits [10:0] of input alpha value for blend alpha
0x6=Use bits [9:0] of input alpha value for blend alpha
0x7=Use bits [8:0] of input alpha value for blend alpha
43451 780G Register Reference Guide (Pub) Rev 1.01
2-161
Display Clock Control Registers
D2GRPH_LUT_SEL - RW - 32 bits -, GpuF0MMReg:0x6908
Field Name
D2GRPH_LUT_SEL
Bits
0
Default
0x0
D2GRPH_LUT_10BIT_BYPASS_EN
8
0x0
D2GRPH_LUT_10BIT_BYPASS_DBL_B
UF_EN
16
0x0
Secondary graphic LUT selection.
Description
Secondary graphic LUT selection.
0=Select LUTA
1=Select LUTB
Enables bypass secondary graphic LUT for 2101010 format
0=Use LUT
1=Bypass LUT when in 2101010 format. Ignored for other
formats
Enables double buffer D2GRPH_LUT_10BIT_BYPASS_EN
0=D1GRPH_LUT_10BIT_BYPASS_EN take effect right
away
1=D1GRPH_LUT_10BIT_BYPASS_EN are double
buffered
D2GRPH_SWAP_CNTL - RW - 32 bits -, GpuF0MMReg:0x690C
Field Name
D2GRPH_ENDIAN_SWAP
Bits
1:0
Default
0x0
D2GRPH_RED_CROSSBAR
5:4
0x0
D2GRPH_GREEN_CROSSBAR
7:6
0x0
D2GRPH_BLUE_CROSSBAR
9:8
0x0
11:10
0x0
D2GRPH_ALPHA_CROSSBAR
Endian swap and component reorder control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-162
Description
MC endian swap select
0=0=None
1=1=8in16(0xaabb=>0xbbaa)
2=2=8in32(0xaabbccdd=>0xddccbbaa)
3=3=8in64(0xaabbccddeeff0011=>0x1100ffeeddccbbaa)
Red crossbar select
0=0=Select from R
1=1=Select from G
2=2=Select from B
3=3=Select from A
Green crossbar select
0=0=Select from G
1=1=Select from B
2=2=Select from A
3=3=Select from R
Blue crossbar select
0=0=Select from B
1=1=Select from A
2=2=Select from R
3=3=Select from G
Alpha crossbar select
0=0=Select from A
1=1=Select from R
2=2=Select from G
3=3=Select from B
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2GRPH_PRIMARY_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6910
Field Name
D2GRPH_PRIMARY_DFQ_ENABLE
Bits
0
Default
0x0
D2GRPH_PRIMARY_SURFACE_ADDRE
31:8
0x0
SS
Secondary surface address for secondary graphics in byte.
Description
Primary surface address DFQ enable
0=0=One deep queue mode
1=1=DFQ mode
Secondary surface address for secondary graphics in byte.
It is 256 byte aligned.
D2GRPH_SECONDARY_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6918
Field Name
D2GRPH_SECONDARY_DFQ_ENABLE
Bits
0
Default
0x0
(mirror of
D2GRPH_PRIMARY_SURFACE_ADDRESS:D
2GRPH_PRIMARY_DFQ_ENABLE)
D2GRPH_SECONDARY_SURFACE_AD
31:8
0x0
DRESS
Secondary surface address for secondary graphics in byte.
Description
Secondary surface address DFQ enable
0=0=One deep queue mode
1=1=DFQ mode
Secondary surface address for secondary graphics in byte.
It is 256 byte aligned.
D2GRPH_PITCH - RW - 32 bits -, GpuF0MMReg:0x6920
Field Name
D2GRPH_PITCH
Bits
13:0
Default
0x0
Secondary graphic surface pitch in pixels.
Description
Secondary graphic surface pitch in pixels. For
Micro-tiled/Macro-tiled surface, it must be multiple of 64
pixeld in 8bpp mode. For Micro-linear/Macro-tiled surface, it
must be multiple of 256 pixeld in 8bpp mode, multiple of 128
pixels in 16bpp mode and multiple of 64 pixels in 32bpp
mode. For Micro-linear/Macro-linear surface, it must be
multiple of 64 pixels in 8bpp mode. For other modes, it must
be multiple of 32.
Note: Bits [4:0] of this field are hardwired to 0.
D2GRPH_SURFACE_OFFSET_X - RW - 32 bits -, GpuF0MMReg:0x6924
Field Name
D2GRPH_SURFACE_OFFSET_X
Bits
12:0
Default
0x0
Secondary graphic X surface offset.
Description
Secondary graphic X surface offset. It is 256 pixels aligned.
Note: Bits [7:o] of this field are hardwired to 0.
D2GRPH_SURFACE_OFFSET_Y - RW - 32 bits -, GpuF0MMReg:0x6928
Field Name
D2GRPH_SURFACE_OFFSET_Y
Secondary graphic Y surface offset.
© 2009 Advanced Micro Devices, Inc.
Bits
12:0
Default
0x0
Description
Secondary graphic Y surface offset. It must be even value
Note: Bit [0] of this field is hardwired to 0.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-163
Display Clock Control Registers
D2GRPH_X_START - RW - 32 bits -, GpuF0MMReg:0x692C
Field Name
D2GRPH_X_START
Bits
12:0
Default
0x0
Description
Secondary graphic X start coordinate relative to the desktop
coordinates.
Secondary graphic X start coordinate relative to the desktop coordinates.
D2GRPH_Y_START - RW - 32 bits -, GpuF0MMReg:0x6930
Field Name
D2GRPH_Y_START
Bits
12:0
Default
0x0
Description
Secondary graphic Y start coordinate relative to the desktop
coordinates.
Secondary graphic Y start coordinate relative to the desktop coordinates.
D2GRPH_X_END - RW - 32 bits -, GpuF0MMReg:0x6934
Field Name
D2GRPH_X_END
Bits
13:0
Default
0x0
Description
Secondary graphic X end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
Secondary graphic X end coordinate relative to the desktop coordinates.
D2GRPH_Y_END - RW - 32 bits -, GpuF0MMReg:0x6938
Field Name
D2GRPH_Y_END
Bits
13:0
Default
0x0
Description
Secondary graphic Y end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
Secondary graphic Y end coordinate relative to the desktop coordinates.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-164
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2GRPH_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6944
Field Name
D2GRPH_MODE_UPDATE_PENDING
(R)
Bits
0
Default
0x0
Description
Secondary graphic mode register update pending control. It
is set to 1 after a host write to graphics mode register. It is
cleared after double buffering is done.
This signal is only visible through register.
The graphics surface register includes:
D2GRPH_DEPTH
D2GRPH_FORMAT
D2GRPH_SWAP_RB
D2GRPH_LUT_SEL
D2GRPH_LUT_10BIT_BYPASS_EN
D2GRPH_ENABLE
D2GRPH_X_START
D2GRPH_Y_START
D2GRPH_X_END
D2GRPH_Y_END
D2GRPH_MODE_UPDATE_TAKEN (R)
1
0x0
D2GRPH_SURFACE_UPDATE_PENDIN
G (R)
2
0x0
The mode register double buffering can only occur at
vertical retrace. The double buffering occurs when
D2GRPH_MODE_UPDATE_PENDING = 1 and
D2GRPH_UPDATE_LOCK = 0 and V_UPDATE = 1.
If CRTC2 is disabled, the registers will be updated instantly.
0=No update pending
1=Update pending
Secondary graphics update taken status for mode registers.
It is set to 1 when double buffering occurs and cleared when
V_UPDATE = 0.
Secondary graphic surface register update pending control.
If it is set to 1 after a host write to graphics surface register.
It is cleared after double buffering is done. It is cleared after
double buffering is done.
This signal also goes to both the RBBM wait_until and to
the CP_RTS_discrete inputs.
The graphics surface register includes:
D2GRPH_PRIMARY_SURFACE_ADDRESS
D2GRPH_SECONDARY_SURFACE_ADDRESS
D2GRPH_PITCH
D2GRPH_SURFACE_OFFSET_X
D2GRPH_SURFACE_OFFSET_Y.
If D2GRPH_SURFACE_UPDATE_H_RETRACE_EN = 0,
the double buffering occurs in vertical retrace when
D2GRPH_SURFACE_UPDATE_PENDING = 1 and
D2GRPH_UPDATE_LOCK = 0 and V_UPDATE = 1.
Otherwise the double buffering happens at horizontal
retrace when D2GRPH_SURFACE_UPDATE_PENDING =
1 and D2GRPH_UPDATE_LOCK = 0 and Data request for
last chunk of the line is sent from DCP to DMIF.
If CRTC2 is disabled, the registers will be updated instantly.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-165
Display Clock Control Registers
D2GRPH_SURFACE_UPDATE_TAKEN
(R)
3
0x0
D2GRPH_UPDATE_LOCK
16
0x0
D2GRPH_MODE_DISABLE_MULTIPLE_
UPDATE
24
0x0
D2GRPH_SURFACE_DISABLE_MULTIP
LE_UPDATE
28
0x0
Secondary graphic update control
Secondary graphics update taken status for surface
registers. If
D2GRPH_SURFACE_UPDATE_H_RETRACE_EN = 0, it is
set to 1 when double buffering occurs and cleared when
V_UPDATE = 0. Otherwise, it is active for one clock cycle
when double buffering occurs at the horizontal retrace.
Secondary graphic register update lock control. This lock bit
control both surface and mode register double buffer
0=Unlocked
1=Locked
0=D2GRPH mode registers can be updated multiple times
in one V_UPDATE period
1=D2GRPH mode registers can only be updated once in
one V_UPDATE period
0=D2GRPH surface registers can be updated multiple
times in one V_UPDATE period
1=D2GRPH surface registers can only be updated once in
one V_UPDATE period
D2GRPH_FLIP_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6948
Field Name
D2GRPH_SURFACE_UPDATE_H_RETR
ACE_EN
Bits
0
Default
0x0
Description
Enable secondary graphic surface register double buffer in
horizontal retrace.
0=Vertical retrace flipping
1=Horizontal retrace flipping
Enable secondary graphic surface register double buffer in horizontal retrace
D2GRPH_SURFACE_ADDRESS_INUSE - RW - 32 bits -, GpuF0MMReg:0x694C
Field Name
D2GRPH_SURFACE_ADDRESS_INUSE
(R)
Bits
31:8
Default
0x0
Description
This register reads back snapshot of secondary graphics
surface address used for data request. The address is the
signal sent to DMIF and is updated on SOF or horizontal
surface update. The snapshot is triggered by writing 1 into
field D1CRTC_SNAPSHOT_MANUAL_TRIGGER of CRTC
register D1CRTC_SNAPSHOT_STATUS.
Snapshot of secondary graphics surface address in use
43451 780G Register Reference Guide (Pub) Rev 1.01
2-166
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
2.9.13 Secondary Display Video Overlay Control Registers
Field Name
D2OVL_ENABLE
Secondary overlay enabled.
D2OVL_ENABLE - RW - 32 bits - [GpuF0MMReg:0x6980]
Bits
Default
Description
0
0x0
Secondary overlay enabled.
0=Disable
1=Enable
D2OVL_CONTROL1 - RW - 32 bits - [GpuF0MMReg:0x6984]
Bits
Default
Description
1:0
0x0
Secondary overlay pixel depth
0=Reserved
1=16bpp
2=32bpp
3=reserved
D2OVL_Z
5:4
0x0
Z[1:0] value for tiling
D2OVL_FORMAT
10:8
0x0
Secondary overlay pixel format. It is used together with
D1OVL_DEPTH to define the overlay format.
If (D1OVL_DEPTH = 0x1)(16 bpp)
0x0=ARGB 1555
0x1=RGB 565
0x2=BGRA 5551
Others=Reserved
else if (D1OVL_DEPTH = 0x2)(32 bpp)
0x0=ACrYCb 8888 or ARGB 8888
0x1=ACrYCb 2101010 or ARGB 2101010
0x2=CbACrA or BGRA 1010102
Others=Reserved
D2OVL_TILE_COMPACT_EN
12
0x0
Enables multichip tile compaction
0=Enables multichip tile compaction
D2OVL_ADDRESS_TRANSLATION_EN
16
0x0
Enables Overlay 2 address translation
ABLE
0=0=Physical memory
1=1=Virtual memory
D2OVL_PRIVILEGED_ACCESS_ENABL
17
0x0
Enables overlay 2 privileged page access
E
0=0=No privileged access
1=1=Privileged access
D2OVL_ARRAY_MODE
23:20
0x0
Defines the tiling mode
0=ARRAY_LINEAR_GENERAL: Unaligned linear array
1=ARRAY_LINEAR_ALIGNED: Aligned linear array
2=ARRAY_1D_TILED_THIN1: Uses 1D 8x8x1 tiles
3=ARRAY_1D_TILED_THICK: Uses 1D 8x8x4 tiles
4=ARRAY_2D_TILED_THIN1: Uses 8x8x1 macro-tiles
5=ARRAY_2D_TILED_THIN2: Macro-tiles are 2x high
6=ARRAY_2D_TILED_THIN4: Macro-tiles are 4x high
7=ARRAY_2D_TILED_THICK: Uses 8x8x4 macro-tiles
8=ARRAY_2B_TILED_THIN1: uses row bank swapping
9=ARRAY_2B_TILED_THIN2: uses row bank swapping
10=ARRAY_2B_TILED_THIN4: uses row bank swapping
11=ARRAY_2B_TILED_THICK: uses row bank swapping
12=ARRAY_3D_TILED_THIN1: Slices are pipe rotated
13=ARRAY_3D_TILED_THICK: Slices are pipe rotated
14=ARRAY_3B_TILED_THIN1: Slices are pipe rotated
15=ARRAY_3B_TILED_THICK: Slices are pipe rotated
D2OVL_COLOR_EXPANSION_MODE
24
0x0
Secondary overlay pixel format expansion mode.
0=Dynamic expansion for RGB
1=Zero expansion for YCbCr
Secondary overlay pixel depth and format.
Field Name
D2OVL_DEPTH
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-167
Display Clock Control Registers
D2OVL_CONTROL2 - RW - 32 bits - [GpuF0MMReg:0x6988]
Field Name
Bits
Default
Description
D2OVL_HALF_RESOLUTION_ENABLE
0
0x0
Secondary overlay half resolution control
0=Disable
1=Enable
Secondary overlay half resolution control
D2OVL_SWAP_CNTL - RW - 32 bits - [GpuF0MMReg:0x698C]
Bits
Default
Description
1:0
0x0
MC endian swap select
0=0=None
1=1=8in16(0xaabb=>0xbbaa)
2=2=8in32(0xaabbccdd=>0xddccbbaa)
3=3=8in64(0xaabbccddeeff0011=>0x1100ffeeddccbbaa)
D2OVL_RED_CROSSBAR
5:4
0x0
Red Crossbar select
0=0=Select from R
1=1=Select from G
2=2=Select from B
3=3=Select from A
D2OVL_GREEN_CROSSBAR
7:6
0x0
Green Crossbar select
0=0=Select from G
1=1=Select from B
2=2=Select from A
3=3=Select from R
D2OVL_BLUE_CROSSBAR
9:8
0x0
Blue Crossbar select
0=0=Select from B
1=1=Select from A
2=2=Select from R
3=3=Select from G
D2OVL_ALPHA_CROSSBAR
11:10
0x0
Alpha Crossbar select
0=0=Select from A
1=1=Select from R
2=2=Select from G
3=3=Select from B
Endian swap and component reorder control
Field Name
D2OVL_ENDIAN_SWAP
D2OVL_SURFACE_ADDRESS - RW - 32 bits - [GpuF0MMReg:0x6990]
Field Name
Bits
Default
Description
D2OVL_DFQ_ENABLE
0
0x0
Secondary overlay surface address DFQ enable
D2OVL_SURFACE_ADDRESS
31:8
0x0
Secondary overlay surface base address in byte. It is 256
bytes aligned.
Secondary overlay surface base address in byte.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-168
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_PITCH - RW - 32 bits - [GpuF0MMReg:0x6998]
Bits
Default
Description
13:0
0x0
Secondary overlay surface pitch in pixels. For
Micro-tiled/Macro-tiled surface, it must be multiple of 64
pixeld in 8bpp mode. For Micro-linear/Macro-tiled surface, it
must be multiple of 256 pixeld in 8bpp mode, multiple of 128
pixels in 16bpp mode and multiple of 64 pixels in 32bpp
mode. For Micro-linear/Macro-linear surface, it must be
multiple of 64 pixels in 8bpp mode. For other modes, it must
be multiple of 32.
Note: Bits [4:0] of this field are hardwired to 0.
Secondary overlay surface pitch in pixels.
Field Name
D2OVL_PITCH
D2OVL_SURFACE_OFFSET_X - RW - 32 bits - [GpuF0MMReg:0x699C]
Field Name
Bits
Default
Description
D2OVL_SURFACE_OFFSET_X
12:0
0x0
Secondary overlay X surface offset. It is 256 pixels aligned.
Note: Bits [7:0] of this field are hardwired to 0.
Secondary overlay X surface offset.
D2OVL_SURFACE_OFFSET_Y - RW - 32 bits - [GpuF0MMReg:0x69A0]
Field Name
Bits
Default
Description
D2OVL_SURFACE_OFFSET_Y
12:0
0x0
Secondary overlay Y surface offset. It is even value.
Note: Bit [0] of this field is hardwired to 0.
Secondary overlay Y surface offset.
D2OVL_START - RW - 32 bits - [GpuF0MMReg:0x69A4]
Bits
Default
Description
12:0
0x0
Secondary overlay Y start coordinate relative to the desktop
coordinates.
D2OVL_X_START
28:16
0x0
Secondary overlay X start coordinate relative to the desktop
coordinates.
Secondary overlay X, Y start coordinate relative to the desktop coordinates.
Field Name
D2OVL_Y_START
D2OVL_END - RW - 32 bits - [GpuF0MMReg:0x69A8]
Bits
Default
Description
13:0
0x0
Secondary overlay Y end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
D2OVL_X_END
29:16
0x0
Secondary overlay X end coordinate relative to the desktop
coordinates. It is exclusive and the maximum value is 8K
Secondary overlay X, Y end coordinate relative to the desktop coordinates.
Field Name
D2OVL_Y_END
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-169
Display Clock Control Registers
Field Name
D2OVL_UPDATE_PENDING (R)
D2OVL_UPDATE - RW - 32 bits - [GpuF0MMReg:0x69AC]
Bits
Default
Description
0
0x0
Secondary overlay register update pending control. It is set
to 1 after a host write to overlay double buffer register. It is
cleared after double buffering is done. The double buffering
occurs when UPDATE_PENDING = 1 and UPDATE_LOCK
= 0 and V_UPDATE = 1.
If CRTC2 is disabled, the registers will be updated instantly.
D2OVL_UPDATE_TAKEN (R)
1
0x0
D2OVL_UPDATE_LOCK
16
0x0
D2OVL_DISABLE_MULTIPLE_UPDATE
24
0x0
D2OVL double buffer registers include:
D2OVL_ENABLE
D2OVL_DEPTH
D2OVL_FORMAT
D2OVL_SWAP_RB
D2OVL_COLOR_EXPANSION_MODE
D2OVL_HALF_RESOLUTION_ENABLE
D2OVL_SURFACE_ADDRESS
D2OVL_PITCH
D2OVL_SURFACE_OFFSET_X
D2OVL_SURFACE_OFFSET_Y
D2OVL_START
D2OVL_END
0=No update pending
1=Update pending
Secondary overlay update taken status. It is set to 1 when
double buffering occurs and cleared when V_UPDATE = 0.
Secondary overlay register update lock control.
0=Unlocked
1=Locked
0=D2OVL registers can be updated multiple times in one
V_UPDATE period
1=D2OVL registers can only be updated once in one
V_UPDATE period
Secondary overlay register update
D2OVL_SURFACE_ADDRESS_INUSE - RW - 32 bits - [GpuF0MMReg:0x69B0]
Field Name
Bits
Default
Description
D2OVL_SURFACE_ADDRESS_INUSE
31:8
0x0
This register reads back snapshot of secondary overlay
(R)
surface address used for data request. The address is the
signal sent to DMIF and is updated on SOF or horizontal
surface update. The snapshot is triggered by writing 1 into
field D1CRTC_SNAPSHOT_MANUAL_TRIGGER of CRTC
register D1CRTC_SNAPSHOT_STATUS.
Snapshot of secondary overlay surface address in use
43451 780G Register Reference Guide (Pub) Rev 1.01
2-170
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_DFQ_CONTROL - RW - 32 bits - [GpuF0MMReg:0x69B4]
Bits
Default
Description
0
0x0
Reset the deep flip queue
6:4
0x0
Size of the deep flip queue
0=1 deep queue
1=2 deep queue
...
7=8 deep queue
D2OVL_DFQ_MIN_FREE_ENTRIES
10:8
0x0
Minimum # of free entries before surface pending is
asserted
Control of the deep flip queue for D2 overlay
Field Name
D2OVL_DFQ_RESET
D2OVL_DFQ_SIZE
D2OVL_DFQ_STATUS - RW - 32 bits - [GpuF0MMReg:0x69B8]
Field Name
Bits
Default
Description
D2OVL_DFQ_NUM_ENTRIES (R)
3:0
0x0
# of entries in deep flip queue
0=1 entry
1=2 entries
...
7=8 entries
D2OVL_DFQ_RESET_FLAG (R)
8
0x0
Sticky bit: Deep flip queue in reset
D2OVL_DFQ_RESET_ACK (W)
9
0x0
Clear D2OVL_DFQ_RESET_FLAG
Status of the deep flip queue for D2 overlay
2.9.14 Secondary Display Video Overlay Transform Registers
D2OVL_MATRIX_TRANSFORM_EN - RW - 32 bits -, GpuF0MMReg:0x6A00
Field Name
D2OVL_MATRIX_TRANSFORM_EN
Bits
0
Default
0x0
Secondary overlay matrix conversion enable.
Description
Secondary overlay matrix conversion enable
0=Disable
1=Enable
D2OVL_MATRIX_COEF_1_1 - RW - 32 bits -, GpuF0MMReg:0x6A04
Field Name
D2OVL_MATRIX_COEF_1_1
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_1_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
© 2009 Advanced Micro Devices, Inc.
Bits
18:0
Default
0x198a0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-171
Display Clock Control Registers
D2OVL_MATRIX_COEF_1_2 - RW - 32 bits -, GpuF0MMReg:0x6A08
Field Name
D2OVL_MATRIX_COEF_1_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_1_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_1_3 - RW - 32 bits -, GpuF0MMReg:0x6A0C
Field Name
D2OVL_MATRIX_COEF_1_3
Bits
18:0
Default
0x0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_1_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_1_4 - RW - 32 bits -, GpuF0MMReg:0x6A10
Field Name
D2OVL_MATRIX_COEF_1_4
Bits
26:8
Default
0x48700
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_1_4
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_2_1 - RW - 32 bits -, GpuF0MMReg:0x6A14
Field Name
D2OVL_MATRIX_COEF_2_1
Bits
18:0
Default
0x72fe0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_2_1
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_2_2 - RW - 32 bits -, GpuF0MMReg:0x6A18
Field Name
D2OVL_MATRIX_COEF_2_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_2_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-172
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_MATRIX_COEF_2_3 - RW - 32 bits -, GpuF0MMReg:0x6A1C
Field Name
D2OVL_MATRIX_COEF_2_3
Bits
18:0
Default
0x79bc0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_2_3
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_2_4 - RW - 32 bits -, GpuF0MMReg:0x6A20
Field Name
D2OVL_MATRIX_COEF_2_4
Bits
26:8
Default
0x22100
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_2_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_3_1 - RW - 32 bits -, GpuF0MMReg:0x6A24
Field Name
D2OVL_MATRIX_COEF_3_1
Bits
18:0
Default
0x0
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_3_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_3_2 - RW - 32 bits -, GpuF0MMReg:0x6A28
Field Name
D2OVL_MATRIX_COEF_3_2
Bits
18:0
Default
0x12a20
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_3_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_MATRIX_COEF_3_3 - RW - 32 bits -, GpuF0MMReg:0x6A2C
Field Name
D2OVL_MATRIX_COEF_3_3
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S3.11.
Note: Bits [4:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_3_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
© 2009 Advanced Micro Devices, Inc.
Bits
18:0
Default
0x20460
43451 780G Register Reference Guide (Pub) Rev 1.01
2-173
Display Clock Control Registers
D2OVL_MATRIX_COEF_3_4 - RW - 32 bits -, GpuF0MMReg:0x6A30
Field Name
D2OVL_MATRIX_COEF_3_4
Bits
26:8
Default
0x3af80
Description
Combined matrix constant of YCbCr->RGB, contrast and
brightness adjustment for secondary overlay. Format
fix-point S11.1.
Note: Bits [6:0] of this field are hardwired to 0.
D2OVL_MATRIX_SIGN_3_4
31
0x1
Sign bit of combined matrix constant
Combined matrix constant of YCbCr->RGB, contrast and brightness adjustment for secondary overlay.
D2OVL_COLOR_MATRIX_TRANSFORMATION_CNTL - RW - 32 bits -, GpuF0MMReg:0x6940
Field Name
Bits
Default
D2OVL_COLOR_MATRIX_TRANSFORM
2:0
0x0
ATION_CNTL
Matrix transformation control for secondary display overlay pixels.
Description
Matrix transformation control for secondary display overlay
pixels. It is used when PIX_TYPE is 0.
2.9.15 Secondary Display Video Overlay Gamma Correction Registers
D2OVL_PWL_TRANSFORM_EN - RW - 32 bits -, GpuF0MMReg:0x6A80
Field Name
D2OVL_PWL_TRANSFORM_EN
Bits
0
Default
0x0
Secondary overlay gamma correction enable.
Description
Secondary overlay gamma correction enable.
0=Disable
1=Enable
D2OVL_PWL_0TOF - RW - 32 bits -, GpuF0MMReg:0x6A84
Field Name
D2OVL_PWL_0TOF_OFFSET
Bits
8:0
Default
0x0
Description
Secondary overlay gamma correction non-linear offset for
input 0x0-0xF. Format fix-point 8.1 (0.0 to +255.5).
D2OVL_PWL_0TOF_SLOPE
26:16
0x100
Secondary overlay gamma correction non-linear slope for
input 0x0-0xF. Format fix-point 3.8 (0.00 to +7.99).
Secondary overlay gamma correction non-linear offset and slope for input 0x0-0xF
D2OVL_PWL_10TO1F - RW - 32 bits -, GpuF0MMReg:0x6A88
Field Name
D2OVL_PWL_10TO1F_OFFSET
Bits
8:0
Default
0x20
Description
Secondary overlay gamma correction non-linear offset for
input 0x10-0x1F. Format fix-point 8.1 (0.0 to +255.5).
D2OVL_PWL_10TO1F_SLOPE
26:16
0x100
Secondary overlay gamma correction non-linear slope for
input 0x10-0x1F. Format fix-point 3.8 (0.00 to +7.99).
Secondary overlay gamma correction non-linear offset and slope for input 0x10-0x1F
43451 780G Register Reference Guide (Pub) Rev 1.01
2-174
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_PWL_20TO3F - RW - 32 bits -, GpuF0MMReg:0x6A8C
Field Name
D2OVL_PWL_20TO3F_OFFSET
Bits
9:0
Default
0x40
Description
Secondary overlay gamma correction non-linear offset for
input 0x20-0x3F. Format fix-point 9.1 (0.0 to +511.5).
D2OVL_PWL_20TO3F_SLOPE
25:16
0x100
Secondary overlay gamma correction non-linear slope for
input 0x20-0x3F. Format fix-point 2.8 (0.00 to +3.99).
Secondary overlay gamma correction non-linear offset and slope for input 0x20-0x3F
D2OVL_PWL_40TO7F - RW - 32 bits -, GpuF0MMReg:0x6A90
Field Name
D2OVL_PWL_40TO7F_OFFSET
Bits
9:0
Default
0x80
Description
Secondary overlay gamma correction non-linear offset for
input 40-7F. Format fix-point 9.1 (0.0 to +511.5).
D2OVL_PWL_40TO7F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 40-7F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 40-7F.
D2OVL_PWL_80TOBF - RW - 32 bits -, GpuF0MMReg:0x6A94
Field Name
D2OVL_PWL_80TOBF_OFFSET
Bits
10:0
Default
0x100
Description
Secondary overlay gamma correction non-linear offset for
input 80-BF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_80TOBF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 80-BF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 80-BF.
D2OVL_PWL_C0TOFF - RW - 32 bits -, GpuF0MMReg:0x6A98
Field Name
D2OVL_PWL_C0TOFF_OFFSET
Bits
10:0
Default
0x180
Description
Secondary overlay gamma correction non-linear offset for
input C0-FF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_C0TOFF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input C0-FF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input C0-FF.
D2OVL_PWL_100TO13F - RW - 32 bits -, GpuF0MMReg:0x6A9C
Field Name
D2OVL_PWL_100TO13F_OFFSET
Description
Secondary overlay gamma correction non-linear offset for
input 100-13F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_100TO13F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 100-13F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 100-13F.
© 2009 Advanced Micro Devices, Inc.
Bits
10:0
Default
0x200
43451 780G Register Reference Guide (Pub) Rev 1.01
2-175
Display Clock Control Registers
D2OVL_PWL_140TO17F - RW - 32 bits -, GpuF0MMReg:0x6AA0
Field Name
D2OVL_PWL_140TO17F_OFFSET
Bits
10:0
Default
0x280
Description
Secondary overlay gamma correction non-linear offset for
input 140-17F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_140TO17F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 140-17F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 140-17F.
D2OVL_PWL_180TO1BF - RW - 32 bits -, GpuF0MMReg:0x6AA4
Field Name
D2OVL_PWL_180TO1BF_OFFSET
Bits
10:0
Default
0x300
Description
Secondary overlay gamma correction non-linear offset for
input 180-1BF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_180TO1BF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 180-1BF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 180-1BF.
D2OVL_PWL_1C0TO1FF - RW - 32 bits -, GpuF0MMReg:0x6AA8
Field Name
D2OVL_PWL_1C0TO1FF_OFFSET
Bits
10:0
Default
0x380
Description
Secondary overlay gamma correction non-linear offset for
input 1C0-1FF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_1C0TO1FF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 1C0-1FF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 1C0-1FF.
D2OVL_PWL_200TO23F - RW - 32 bits -, GpuF0MMReg:0x6AAC
Field Name
D2OVL_PWL_200TO23F_OFFSET
Bits
10:0
Default
0x400
Description
Secondary overlay gamma correction non-linear offset for
input 200-23F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_200TO23F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 200-23F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 200-23F.
D2OVL_PWL_240TO27F - RW - 32 bits -, GpuF0MMReg:0x6AB0
Field Name
D2OVL_PWL_240TO27F_OFFSET
Bits
10:0
Default
0x480
Description
Secondary overlay gamma correction non-linear offset for
input 240-27F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_240TO27F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 240-27F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 240-27F.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-176
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_PWL_280TO2BF - RW - 32 bits -, GpuF0MMReg:0x6AB4
Field Name
D2OVL_PWL_280TO2BF_OFFSET
Bits
10:0
Default
0x500
Description
Secondary overlay gamma correction non-linear offset for
input 280-2BF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_280TO2BF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 280-2BF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 280-2BF.
D2OVL_PWL_2C0TO2FF - RW - 32 bits -, GpuF0MMReg:0x6AB8
Field Name
D2OVL_PWL_2C0TO2FF_OFFSET
Bits
10:0
Default
0x580
Description
Secondary overlay gamma correction non-linear offset for
input 2C0-2FF. Format fix-point 10.1(0.0 to +1023.5).
D2OVL_PWL_2C0TO2FF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 2C0-2FF. Format fix-point 1.8(0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 2C0-2FF.
D2OVL_PWL_300TO33F - RW - 32 bits -, GpuF0MMReg:0x6ABC
Field Name
D2OVL_PWL_300TO33F_OFFSET
Bits
10:0
Default
0x600
Description
Secondary overlay gamma correction non-linear offset for
input 300-33F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_300TO33F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 300-33F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 300-33F.
D2OVL_PWL_340TO37F - RW - 32 bits -, GpuF0MMReg:0x6AC0
Field Name
D2OVL_PWL_340TO37F_OFFSET
Bits
10:0
Default
0x680
Description
Secondary overlay gamma correction non-linear offset for
input 340-37F. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_340TO37F_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 340-37F. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 340-37F.
D2OVL_PWL_380TO3BF - RW - 32 bits -, GpuF0MMReg:0x6AC4
Field Name
D2OVL_PWL_380TO3BF_OFFSET
Description
Secondary overlay gamma correction non-linear offset for
input 380-3BF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_380TO3BF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 380-3BF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 380-3BF.
© 2009 Advanced Micro Devices, Inc.
Bits
10:0
Default
0x700
43451 780G Register Reference Guide (Pub) Rev 1.01
2-177
Display Clock Control Registers
D2OVL_PWL_3C0TO3FF - RW - 32 bits -, GpuF0MMReg:0x6AC8
Field Name
D2OVL_PWL_3C0TO3FF_OFFSET
Bits
10:0
Default
0x780
Description
Secondary overlay gamma correction non-linear offset for
input 3C0-3FF. Format fix-point 10.1 (0.0 to +1023.5).
D2OVL_PWL_3C0TO3FF_SLOPE
24:16
0x100
Secondary overlay gamma correction non-linear slope for
input 3C0-3FF. Format fix-point 1.8 (0.00 to +1.99).
Secondary overlay gamma correction non-linear offset and slope for input 3C0-3FF.
D2OVL_KEY_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6B00
Field Name
D2GRPH_KEY_FUNCTION
Bits
1:0
Default
0x0
D2OVL_KEY_FUNCTION
9:8
0x0
D2OVL_KEY_COMPARE_MIX
16
0x0
Description
Selects graphic keyer result equation for secondary display.
0=GRPH2_KEY = FALSE = 0
1=GRPH2_KEY = TRUE = 1
2=GPPH2_KEY = (GRPH2_RED in range) AND
(GRPH2_GREEN in range) AND (GRPH2_BLUE in
range) AND (GRPH2_ALPHA in range)
3=GRPH2_KEY = not [(GRPH2_RED in range) AND
(GRPH2_GREEN in range) AND (GRPH2_BLUE in
range) AND (GRPH2_ALPHA in range)]
Selects overlay keyer result equation for secondary display.
0=OVL2_KEY = FALSE = 0
1=OVL2_KEY = TRUE = 1
2=OVL2_KEY = (OVL2_Cr_RED in range) AND
(OVL2_Y_GREEN in range) AND (OVL2_Cb_BLUE in
range) AND (OVL2_ALPHA in range)
3=OVL2_KEY = not [(OVL2_Cr_RED in range) AND
(OVL2_Y_GREEN in range) AND (OVL2_Cb_BLUE in
range) AND (OVL2_ALPHA in range)]
Selects final mix of graphics and overlay keys for secondary
display.
0=GRPH_OVL_KEY = GRPH_KEY or OVL_KEY
1=GRPH_OVL_KEY = GRPH_KEY and OVL_KEY
Secondary display key control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-178
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
2.9.16 Secondary Display Graphics and Overlay Blending Registers
D2GRPH_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6B04
Field Name
D2GRPH_ALPHA
Bits
7:0
Default
0xff
Global graphic alpha for use in key mode and global alpha modes.
Description
Global graphic alpha for use in key mode and global alpha
modes. See D2OVL_ALPHA_MODE register filed for more
details
D2OVL_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6B08
Field Name
D2OVL_ALPHA
Bits
7:0
Default
0xff
Global overlay alpha for use in key mode and global alpha modes.
Description
Global overlay alpha for use in key mode and global alpha
modes. See D2OVL_ALPHA_MODE register filed for more
details
D2OVL_ALPHA_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6B0C
Field Name
D2OVL_ALPHA_MODE
Bits
1:0
Default
0x0
D2OVL_ALPHA_PREMULT
8
0x0
D2OVL_ALPHA_INV
16
0x0
Description
Graphics/overlay alpha blending mode for secondary
controller.
In any case, if there is only graphics, the input OVL_DATA
is forced to blank. If there is only overlay, the input
GRPH_DATA is forced to blank.
0=Keyer mode, select graphic or overlay keyer to mix
graphics and overlay
1=Per pixel graphic alpha mode.Alpha blend graphic and
overlay layer. The alpha from graphic pixel may be
inverted according to register field
2=Global alpha mode
3=Per pixel overlay alpha mode
For use with per pixel alpha blend mode. Selects whether
pre-multiplied alpha or non-multiplied alpha.
0=0x0 - When DxOVL_ALPHA_MODE = 0x1, then Pixel =
PIX_ALPHA * graphics pixel + (1-PIX_ALPHA) * overlay
pixel.When DxOVL_ALPHA_MODE = 0x3, then Pixel =
PIX_ALPHA * overlay pixel + (1-PIX_ALPHA) * graphic
pixel
1=0x1 - When DxOVL_ALPHA_MODE = 0x1, then Pixel =
graphic pixel + (1-PIX_ALPHA) * overlay pixel.When
DxOVL_ALPHA_MODE = 0x3, then Pixel = overlay pixel
+ (1-PIX_ALPHA) * graphic pixel
For use with pixel blend mode. Apply optional inversion to
the alpha value extracted form the graphics or overlay
surface data.
0=PIX_ALPHA = alpha from graphics or overlay
1=PIX_ALPHA = 1 - alpha from graphics or overlay
Secondary display graphics/overlay alpha blending control
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-179
Display Clock Control Registers
D2GRPH_KEY_RANGE_RED - RW - 32 bits -, GpuF0MMReg:0x6B10
Field Name
D2GRPH_KEY_RED_LOW
Bits
15:0
Default
0x0
D2GRPH_KEY_RED_HIGH
31:16
0x0
Secondary graphics keyer red component range
Description
Secondary graphics keyer red component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Secondary graphics keyer red component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
D2GRPH_KEY_RANGE_GREEN - RW - 32 bits -, GpuF0MMReg:0x6B14
Field Name
D2GRPH_KEY_GREEN_LOW
Bits
15:0
Default
0x0
D2GRPH_KEY_GREEN_HIGH
31:16
0x0
Secondary graphics keyer green component range
Description
Secondary graphics keyer green component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Secondary graphics keyer green component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
D2GRPH_KEY_RANGE_BLUE - RW - 32 bits -, GpuF0MMReg:0x6B18
Field Name
D2GRPH_KEY_BLUE_LOW
Bits
15:0
Default
0x0
D2GRPH_KEY_BLUE_HIGH
31:16
0x0
Secondary graphics keyer blue component range
Description
Secondary graphics keyer blue component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Secondary graphics keyer blue component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
D2GRPH_KEY_RANGE_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6B1C
Field Name
D2GRPH_KEY_ALPHA_LOW
Bits
15:0
Default
0x0
D2GRPH_KEY_ALPHA_HIGH
31:16
0x0
Secondary graphics keyer alpha component range
43451 780G Register Reference Guide (Pub) Rev 1.01
2-180
Description
Secondary graphics keyer alpha component lower limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
Secondary graphics keyer alpha component upper limit.
Note: If the graphic component is less than 16 bit, msbs are
all zeros.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_KEY_RANGE_RED_CR - RW - 32 bits -, GpuF0MMReg:0x6B20
Field Name
D2OVL_KEY_RED_CR_LOW
Bits
9:0
Default
0x0
D2OVL_KEY_RED_CR_HIGH
25:16
0x0
Description
Secondary overlay keyer red component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Secondary overlay keyer red component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Secondary overlay keyer red component range
D2OVL_KEY_RANGE_GREEN_Y - RW - 32 bits -, GpuF0MMReg:0x6B24
Field Name
D2OVL_KEY_GREEN_Y_LOW
Bits
9:0
Default
0x0
D2OVL_KEY_GREEN_Y_HIGH
25:16
0x0
Secondary overlay keyer green component range
Description
Secondary overlay keyer green component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Secondary overlay keyer green component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
D2OVL_KEY_RANGE_BLUE_CB - RW - 32 bits -, GpuF0MMReg:0x6B28
Field Name
D2OVL_KEY_BLUE_CB_LOW
Bits
9:0
Default
0x0
D2OVL_KEY_BLUE_CB_HIGH
25:16
0x0
Secondary overlay keyer blue component range
Description
Secondary overlay keyer blue component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Secondary overlay keyer blue component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
D2OVL_KEY_ALPHA - RW - 32 bits -, GpuF0MMReg:0x6B2C
Field Name
D2OVL_KEY_ALPHA_LOW
Bits
7:0
Default
0x0
D2OVL_KEY_ALPHA_HIGH
23:16
0x0
Secondary overlay keyer alpha component range
© 2009 Advanced Micro Devices, Inc.
Description
Secondary overlay keyer alpha component lower limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
Secondary overlay keyer alpha component upper limit.
Note: If the overlay component is less than 16 bit, msbs are
all zeros.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-181
Display Clock Control Registers
2.9.17 Secondary Display Color Matrix Transform Registers
D2GRPH_COLOR_MATRIX_TRANSFORMATION_CNTL - RW - 32 bits -, GpuF0MMReg:0x6B80
Field Name
D2GRPH_COLOR_MATRIX_TRANSFOR
MATION_EN
Bits
0
Default
0x0
Description
Matrix transformation control for secondary display graphics
and cursor pixel. It is used when PIX_TYPE is 1.
0=Disable
1=Enable
Matrix transformation control for secondary display graphics and cursor pixel.
D2OVL_COLOR_MATRIX_TRANSFORMATION_CNTL - RW - 32 bits -, GpuF0MMReg:0x6940
Field Name
Bits
Default
D2OVL_COLOR_MATRIX_TRANSFORM
2:0
0x0
ATION_CNTL
Matrix transformation control for secondary display overlay pixels.
Description
Matrix transformation control for secondary display overlay
pixels. It is used when PIX_TYPE is 0.
D2COLOR_MATRIX_COEF_1_1 - RW - 32 bits -, GpuF0MMReg:0x6B84
Field Name
D2COLOR_MATRIX_COEF_1_1
Bits
16:0
Default
0x0
Description
Combined matrix constant C11 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_1_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C11 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_1_2 - RW - 32 bits -, GpuF0MMReg:0x6B88
Field Name
D2COLOR_MATRIX_COEF_1_2
Bits
15:0
Default
0x0
Description
Combined matrix constant C12 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.00 to + 0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_1_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C12 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_1_3 - RW - 32 bits -, GpuF0MMReg:0x6B8C
Field Name
D2COLOR_MATRIX_COEF_1_3
Bits
15:0
Default
0x0
Description
Combined matrix constant C13 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.0 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_1_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C13 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-182
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2COLOR_MATRIX_COEF_1_4 - RW - 32 bits -, GpuF0MMReg:0x6B90
Field Name
D2COLOR_MATRIX_COEF_1_4
Bits
26:8
Default
0x0
Description
Combined matrix constant C14 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_1_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C14 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_2_1 - RW - 32 bits -, GpuF0MMReg:0x6B94
Field Name
D2COLOR_MATRIX_COEF_2_1
Bits
15:0
Default
0x0
Description
Combined matrix constant C21 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_2_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C21 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_2_2 - RW - 32 bits -, GpuF0MMReg:0x6B98
Field Name
D2COLOR_MATRIX_COEF_2_2
Bits
16:0
Default
0x0
Description
Combined matrix constant C22 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_2_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C22 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_2_3 - RW - 32 bits -, GpuF0MMReg:0x6B9C
Field Name
D2COLOR_MATRIX_COEF_2_3
Description
Combined matrix constant C23 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_2_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C23 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-183
Display Clock Control Registers
D2COLOR_MATRIX_COEF_2_4 - RW - 32 bits -, GpuF0MMReg:0x6BA0
Field Name
D2COLOR_MATRIX_COEF_2_4
Bits
26:8
Default
0x0
Description
Combined matrix constant C24 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_2_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C24 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_3_1 - RW - 32 bits -, GpuF0MMReg:0x6BA4
Field Name
D2COLOR_MATRIX_COEF_3_1
Bits
15:0
Default
0x0
Description
Combined matrix constant C31 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_3_1
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C31 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_3_2 - RW - 32 bits -, GpuF0MMReg:0x6BA8
Field Name
D2COLOR_MATRIX_COEF_3_2
Bits
15:0
Default
0x0
Description
Combined matrix constant C32 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S0.11(-1.00 to +0.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_3_2
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C32 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
D2COLOR_MATRIX_COEF_3_3 - RW - 32 bits -, GpuF0MMReg:0x6BAC
Field Name
D2COLOR_MATRIX_COEF_3_3
Bits
16:0
Default
0x0
Description
Combined matrix constant C33 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S1.11(-2.00 to +1.99).
Note: Bits [4:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_3_3
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C33 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-184
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2COLOR_MATRIX_COEF_3_4 - RW - 32 bits -, GpuF0MMReg:0x6BB0
Field Name
D2COLOR_MATRIX_COEF_3_4
Bits
26:8
Default
0x0
Description
Combined matrix constant C34 of RGB->YCbCr, contrast
and brightness adjustment for secondary display. Format
fix-point S11.1(-2048.5 to +2047.5). It includes subtraction
of 512 offset
Note: Bits [6:0] of this field are hardwired to 0.
D2COLOR_MATRIX_SIGN_3_4
31
0x0
Sign bit of combined matrix constant
Combined matrix constant C34 of RGB->YCbCr, contrast and brightness adjustment for secondary display.
2.9.18 Secondary Display Subsampling Registers
D2COLOR_SPACE_CONVERT - RW - 32 bits -, GpuF0MMReg:0x693C
Field Name
D2COLOR_SUBSAMPLE_CRCB_MODE
Bits
1:0
Default
0x0
Sub-sampling control for secondary display.
Description
Sub-sampling control for secondary display
0=Do not subsample CrCb(RB)
1=Subsample CrCb (RB) by using 2 tap average method
2=Subsample CrCb (RB) by using 1 tap on even pixel
3=Subsample CrCb (RB) by using 1 tap on odd pixel
2.9.19 Secondary Display Realtime Overlay Registers
D2OVL_RT_SKEWCOMMAND - RW - 32 bits -, GpuF0MMReg:0x6D00
Field Name
D2OVL_RT_CLEAR_GOBBLE_COUNT
(W)
D2OVL_RT_INC_GOBBLE_COUNT (W)
D2OVL_RT_CLEAR_SUBMIT_COUNT
(W)
D2OVL_RT_INC_SUBMIT_COUNT (W)
D2OVL_RT_GOBBLE_COUNT (R)
D2OVL_RT_SUBMIT_COUNT (R)
Bits
0
Default
0x0
4
8
0x0
0x0
12
18:16
0x0
0x0
22:20
0x0
Description
Writing 1 to this bit clears the gobbleCount. This bit has
higher priority than inc_gobblecount
Writing 1 to this bit increments the gobbleCount
Writing 1 to this bit clears the submitCount. This bit has
higher priority than inc_submitcount
Writing 1 to this bit increments the submitCount
Read only register
The gobble count value which increments with each
inc_gobble_count, and resets with clear_gobble_count
commands. It wraps around on overflow during increment.
read only register
Submits the count value which increments with each
inc_submit_count, and resets with clear_submit_count
commands. It wraps around on overflow during increment.
Reset or increment submit and gobble count
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-185
Display Clock Control Registers
D2OVL_RT_SKEWCONTROL - RW - 32 bits -, GpuF0MMReg:0x6D04
Field Name
D2OVL_RT_CAPS
Bits
2:0
Default
0x0
D2OVL_RT_SKEW_MAX
Controls for submit and gobble counts
6:4
0x0
Description
Max value in submitCount and gobbleCount. This is the
number of contents buffer - 1. It should reset counters
before programming this field
Max skew allowed between gobbleCount and submitCount
D2OVL_RT_BAND_POSITION - RW - 32 bits -, GpuF0MMReg:0x6D08
Field Name
Bits
Default
D2OVL_RT_TOP_SCAN
13:0
0x0
D2OVL_RT_BTM_SCAN
29:16
0x0
The position of the top and bottom scan line for next RT
Description
Defines the top scan line for the next RT (inclusive)
Defines the bottom scan line for next RT (exclusive)
D2OVL_RT_PROCEED_COND - RW - 32 bits -, GpuF0MMReg:0x6D0C
Field Name
D2OVL_RT_REDUCE_DELAY
Bits
0
Default
0x0
D2OVL_RT_RT_FLIP
4
0x0
D2OVL_RT_PROCEED_ON_EOF_DISA
BLE
8
0x0
D2OVL_RT_WITH_HELD_ON_SOF
12
0x0
D2OVL_RT_CLEAR_GOBBLE_GO (W)
14
0x0
29:16
0x0
D2OVL_RT_TEAR_PROOF_HEIGHT
Select RT flip proceed condition
Description
0=Selects delay optimized scheme
1=Selects basic render behind delay scan scheme
0=Selects bandSync to be exposed to CP
1=Selects frameSync to be exposed to CP
0=Enables unfinished bands to pass bandSync on EOF
(valid only in basic scheme)
1=Disables this feature
0=Disables proceedOnEOF on next frameSync
1=Disables proceedOnEOF on next SOF
This bit clears gobbleGo. It disables another frame submit
before next flip (ignored in basic scheme)
Defines the number of scan lines above topscan. If display
starts reading from there, RT should wait
D2OVL_RT_STAT - RW - 32 bits -, GpuF0MMReg:0x6D10
Field Name
D2OVL_RT_FIP_PROCEED_ACK (W)
Bits
0
Default
0x0
D2OVL_RT_FRAME_SYNC_ACK (W)
1
0x0
D2OVL_RT_OVL_START_ACK (W)
2
0x0
D2OVL_RT_BAND_INVISIBLE (R)
D2OVL_RT_BAND_SYNC (R)
8
9
0x0
0x0
D2OVL_RT_EOF_PRPCEED (R)
10
0x0
D2OVL_RT_FIP_PROCEED (R)
11
0x0
D2OVL_RT_FRAME_SYNC (R)
12
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-186
Description
The sticky bit clears the FIP_PROCEED FLAG flag when
written
The sticky bit clears the RT_FRAME_SYNC flag when
written
The sticky bit clears the OVL_START FLAG flag when
written
Debug bit indicating that overlay scanning in invisble region
Debug bit indicating that overlay bottom scan is less the line
counter
Debug bit indicating that overlay is ended. Set at eof and
reset at overlay start
Sticky debug bit that set when RT_FLIP_PROCEED signal
asserted.
Sticky debug bit indicating that overlay start set and a new
submission occured
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2OVL_RT_GOBBLE_GO (R)
D2OVL_RT_NEW_SUBMIT (R)
D2OVL_RT_OVL_START (R)
13
14
15
0x0
0x0
0x0
D2OVL_RT_OVL_ENDED (R)
16
0x0
D2OVL_RT_SAFE_ZONE (R)
D2OVL_RT_SWITCH_REGIONS (R)
17
18
0x0
0x0
D2OVL_SKEW_MAX_REACHED (R)
19
0x0
31:20
0x0
D2OVL_LINE_COUNTER (R)
Status Bits
Debug bit that set on frame_sync and clear at gobbleclr
Debug bit indicating a new submission occurred
Debug bit indicating that line buffer detects start of overlay
being accessed
Debug bit indicating that line buffer detects that the end of
overlay being accessed
Debug bit indicating that overlay is scaning in safe zone
Debug bit showing the postion of scan region relative to
display
Debug bit indicating that line buffer detected maximum
skew reached
debug bit showing display line counter value
2.9.20 Secondary Display Hardware Cursor Registers
D2CUR_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6C00
Field Name
D2CURSOR_EN
Bits
0
Default
0x0
D2CURSOR_MODE
9:8
0x0
D2CURSOR_2X_MAGNIFY
16
0x0
D2CURSOR_FORCE_MC_ON
20
0x0
Secondary display hardware control
© 2009 Advanced Micro Devices, Inc.
Description
Secondary display hardware cursor enabled.
0=Disable
1=Enable
Secondary display hardware cursor mode.
For 2bpp mode, each line of cursor data is stored in
memory as 16 bits of AND data followed by 16 bits XOR
data.
For color AND/XOR mode, each pixel is stored sequentially
in memory as 32bits each in aRGB8888 format with bit 31
of each DWord being the AND bit.
For the color alpha modes the format is also 32bpp
aRGB8888 with all 8 bits of the alpha being used.All HW
cursor lines must be 64 pixels wide and all lines must be
stored sequentially in memory.
0=Mono (2bpp)
1=Color 24bpp + 1 bit AND (32bpp)
2=Color 24bpp + 8 bit alpha (32bpp) premultiplied alpha
3=Color 24bpp + 8 bit alpha (32bpp)unmultiplied alpha
Secondary display hardware cursor 2x2 magnification.
0=No 2x2 magnification
1=2x2 magnification in horizontal and vertical direction
When set, if the incoming data is in D1 cursor region,
DCP_LB_cursor1_allow_stutter is set. This field in this
double bufferred register is not double buffered.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-187
Display Clock Control Registers
D2CUR_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6C08
Field Name
D2CURSOR_SURFACE_ADDRESS
Bits
31:0
Default
0x0
Description
Secondary display hardware cursor surface base address
in byte. It is 4K byte aligned.
Note: Bits [11:0] of this field are hardwired to 0.
Secondary display hardware cursor surface base address.
D2CUR_SIZE - RW - 32 bits -, GpuF0MMReg:0x6C10
Field Name
D2CURSOR_HEIGHT
D2CURSOR_WIDTH
Secondary display hardware size
Bits
5:0
21:16
Default
0x0
0x0
Description
Secondary display hardware cursor height minus 1.
Secondary display hardware cursor width minus 1.
D2CUR_POSITION - RW - 32 bits -, GpuF0MMReg:0x6C14
Field Name
D2CURSOR_Y_POSITION
Bits
12:0
Default
0x0
D2CURSOR_X_POSITION
28:16
0x0
Secondary display hardware cursor position
Description
Secondary display hardware cursor X coordinate at the hot
spot relative to the desktop coordinates.
Secondary display hardware cursor X coordinate at the hot
spot relative to the desktop coordinates.
D2CUR_HOT_SPOT - RW - 32 bits -, GpuF0MMReg:0x6C18
Field Name
D2CURSOR_HOT_SPOT_Y
Bits
5:0
Default
0x0
D2CURSOR_HOT_SPOT_X
21:16
0x0
Secondary display hardware cursor hot spot position
Description
Secondary display hardware cursor hot spot X length
relative to the top left corner.
Secondary display hardware cursor hot spot Y length
relative to the top left corner.
D2CUR_COLOR1 - RW - 32 bits -, GpuF0MMReg:0x6C1C
Field Name
D2CUR_COLOR1_BLUE
Bits
7:0
Default
0x0
D2CUR_COLOR1_GREEN
15:8
0x0
D2CUR_COLOR1_RED
23:16
0x0
Secondary display hardware cursor color 1.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-188
Description
Secondary display hardware cursor blue component of
color 1.
Secondary display hardware cursor green component of
color 1.
Secondary display hardware cursor red component of color
1.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2CUR_COLOR2 - RW - 32 bits -, GpuF0MMReg:0x6C20
Field Name
D2CUR_COLOR2_BLUE
Bits
7:0
Default
0x0
D2CUR_COLOR2_GREEN
15:8
0x0
D2CUR_COLOR2_RED
23:16
0x0
Secondary display hardware cursor color 2.
Description
Secondary display hardware cursor blue component of
color 2.
Secondary display hardware cursor green component of
color 2.
Secondary display hardware cursor red component of color
2.
D2CUR_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6C24
Field Name
D2CURSOR_UPDATE_PENDING (R)
Bits
0
Default
0x0
D2CURSOR_UPDATE_TAKEN (R)
1
0x0
D2CURSOR_UPDATE_LOCK
16
0x0
D2CURSOR_DISABLE_MULTIPLE_UPD
ATE
24
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Secondary display hardware cursor update pending status.
It is set to 1 after a host write to cursor double buffer
register. It is cleared after double buffering is done. The
double buffering occurs when
D2CURSOR_UPDATE_PENDING = 1 and
D2CURSOR_UPDATE_LOCK = 0 and V_UPDATE = 1.
If CRTC2 is disabled, the registers will be updated instantly.
The D2CUR double buffer registers are:
D2CURSOR_EN
D2CURSOR_MODE
D2CURSOR_2X_MAGNIFY
D2CURSOR_SURFACE_ADDRESS
D2CURSOR_HEIGHT
D2CURSOR_WIDTH
D2CURSOR_X_POSITION
D2CURSOR_Y_POSITION
D2CURSOR_HOT_SPOT_X
D2CURSOR_HOT_SPOT_Y
0=No update pending
1=Update pending
Secondary display hardware cursor update taken status. It
is set to 1 when double buffering occurs and cleared when
V_UPDATE = 0
Secondary display hardware cursor update lock control.
0=Unlocked
1=Locked
0=D2CURSOR registers can be updated multiple times in
one V_UPDATE period
1=D2CURSOR registers can only be updated once in one
V_UPDATE period
43451 780G Register Reference Guide (Pub) Rev 1.01
2-189
Display Clock Control Registers
2.9.21 Secondary Display Hardware Icon Registers
D2ICON_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6C40
Field Name
D2ICON_ENABLE
Bits
0
Default
0x0
D2ICON_2X_MAGNIFY
16
0x0
D2ICON_FORCE_MC_ON
20
0x0
Secondary display hardware icon control.
Description
Secondary display hardware icon enable.
0=Disable
1=Enable
Secondary display hardware icon 2x2 magnification.
0=No 2x2 magnification
1=2x2 magnification in horizontal and vertical direction
When set, if the incoming data is in D1 icon region,
DCP_LB_icon2_allow_stutter is set. This field in this double
bufferred register is not double buffered.
D2ICON_SURFACE_ADDRESS - RW - 32 bits -, GpuF0MMReg:0x6C48
Field Name
D2ICON_SURFACE_ADDRESS
Bits
31:0
Default
0x0
Secondary display hardware icon surface base address.
Description
Secondary display hardware icon surface base address in
byte. It is 4K byte aligned.
Note: Bits [11:0] of this field are hardwired to 0.
D2ICON_SIZE - RW - 32 bits -, GpuF0MMReg:0x6C50
Field Name
D2ICON_HEIGHT
D2ICON_WIDTH
Secondary display hardware icon size.
Bits
6:0
22:16
Default
0x0
0x0
Description
Secondary display hardware icon height minus 1.
Secondary display hardware icon width minus 1.
D2ICON_START_POSITION - RW - 32 bits -, GpuF0MMReg:0x6C54
Field Name
D2ICON_Y_POSITION
Bits
12:0
Default
0x0
D2ICON_X_POSITION
28:16
0x0
Secondary display hardware icon position
43451 780G Register Reference Guide (Pub) Rev 1.01
2-190
Description
Secondary display hardware icon Y start coordinate related
to the desktop coordinates.
Note: The icon cannot be off the top and off the left edge of
the display surface. But it can be off the bottom and off the
right edge of the display.
Secondary display hardware icon X start coordinate relative
to the desktop coordinates.
Note: The Icon cannot be off the top and off the left edge of
the display surface. But it can be off the bottom and off the
right edge of the display.
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
D2ICON_COLOR1 - RW - 32 bits -, GpuF0MMReg:0x6C58
Field Name
D2ICON_COLOR1_BLUE
Bits
7:0
Default
0x0
D2ICON_COLOR1_GREEN
15:8
0x0
D2ICON_COLOR1_RED
Secondary display hardware icon color 1.
23:16
0x0
Description
Secondary display hardware icon blue component of color
1.
Secondary display hardware icon green component of color
1.
Secondary display hardware icon red component of color 1.
D2ICON_COLOR2 - RW - 32 bits -, GpuF0MMReg:0x6C5C
Field Name
D2ICON_COLOR2_BLUE
Bits
7:0
Default
0x0
D2ICON_COLOR2_GREEN
15:8
0x0
D2ICON_COLOR2_RED
Secondary display hardware icon color 2.
23:16
0x0
Description
Secondary display hardware icon blue component of color
2.
Secondary display hardware icon green component of color
2.
Secondary display hardware icon red component of color 2.
D2ICON_UPDATE - RW - 32 bits -, GpuF0MMReg:0x6C60
Field Name
D2ICON_UPDATE_PENDING (R)
Bits
0
Default
0x0
D2ICON_UPDATE_TAKEN (R)
1
0x0
D2ICON_UPDATE_LOCK
16
0x0
D2ICON_DISABLE_MULTIPLE_UPDATE
24
0x0
Secondary display hardware icon update control
© 2009 Advanced Micro Devices, Inc.
Description
Secondary display hardware icon update Pending status. It
is set to 1 after a host write to icon double buffer register. It
is cleared after double buffering is done. The double
buffering occurs when D2ICON_UPDATE_PENDING = 1
and D2ICON_UPDATE_LOCK = 0 and V_UPDATE = 1.
If CRTC2 is disabled, the registers will be updated instantly.
D2IOCN double buffer registers include :
D2ICON_ENABLE
D2ICON_2X_MAGNIFY
D2ICON_SURFACE_ADDRESS
D2ICON_HEIGHT
D2ICON_WIDTH
D2ICON_Y_POSITION
D2ICON_X_POSITION
0=No update pending
1=Update pending
Secondary display hardware icon update Taken status. It is
set to 1 when double buffering occurs and cleared when
V_UPDATE = 0
Secondary display hardware icon update lock control.
0=Unlocked
1=Locked
0=D2ICON registers can be updated multiple times in one
V_UPDATE period
1=D2ICON registers can only be updated once in one
V_UPDATE period
43451 780G Register Reference Guide (Pub) Rev 1.01
2-191
Display Clock Control Registers
2.9.22 Secondary Display Multi-VPU Control Registers
D2_MVP_AFR_FLIP_MODE - RW - 32 bits -, GpuF0MMReg:0x65E8
Field Name
D2_MVP_AFR_FLIP_MODE
Bits
1:0
Default
0x0
S/W writes to this register in AFR mode for display 2 page flip
10=Real flip
11=Dummy flip
Description
D2_MVP_AFR_FLIP_FIFO_CNTL - RW - 32 bits -, GpuF0MMReg:0x65EC
Field Name
D2_MVP_AFR_FLIP_FIFO_NUM_ENTRI
ES (R)
D2_MVP_AFR_FLIP_FIFO_RESET
D2_MVP_AFR_FLIP_FIFO_RESET_FLA
G (R)
D2_MVP_AFR_FLIP_FIFO_RESET_ACK
Bits
3:0
Default
0x0
4
8
0x0
0x0
Reset the AFR flip FIFO
Sticky bit of the AFR flip fifo reset status
12
0x0
Clear the DC_LB_MVP_AFR_FLIP_RESET_FLAG register
bit
This register controls AFR Flip FIFO in display 2
Description
Number of valid entries in the AFR flip FIFO
D2_MVP_FLIP_LINE_NUM_INSERT - RW - 32 bits -, GpuF0MMReg:0x65F0
Field Name
D2_MVP_FLIP_LINE_NUM_INSERT_MO
DE
Bits
1:0
Default
0x2
Description
00=No insertion: 0 is appended
01=Debug: insert D2_MVP_FLIP_LINE_NUM_INSERT
regiser value
10=Normal Hsync mode, insert the sum of LB line number
+ DC_LB_MVP_FLIP_LINE_NUM_OFFSET
D2_MVP_FLIP_LINE_NUM_INSERT
21:8
0x0
Used for debug purposes. This is will be the line number
carried to downstream GPUs if
D2_MVP_FLIP_LINE_NUM_INSERT_EN is set
D2_MVP_FLIP_LINE_NUM_OFFSET
29:24
0x0
Used in normal HSYNC flipping operation. This is the
number added to the current LB (desktop) line number for
carrying to the downstream GPUs
D2_MVP_FLIP_AUTO_ENABLE
30
0x0
Enables automatic AFR/SFR flipping for display 2
This register controls line number insertion for the Hsync flipping mode in display 2
43451 780G Register Reference Guide (Pub) Rev 1.01
2-192
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
2.9.23 Display Look Up Table Control Registers
DC_LUT_RW_SELECT - RW - 32 bits -, GpuF0MMReg:0x6480
Field Name
DC_LUT_RW_SELECT
Bits
0
Default
0x0
LUT host Read/write selection.
Description
LUT host Read/write selection.
0=Host reads/writes to the LUT access the LUTA
1=Host reads/writes to the LUT access the LUTB
DC_LUT_RW_MODE - RW - 32 bits -, GpuF0MMReg:0x6484
Field Name
DC_LUT_RW_MODE
Bits
0
Default
0x0
LUT host read/write mode.
Description
LUT host read/write mode.
0=Host reads/writes to the LUT in 256-entry table mode
1=Host reads/writes to the LUT in piece wise linear (PWL)
mode
DC_LUT_RW_INDEX - RW - 32 bits -, GpuF0MMReg:0x6488
Field Name
DC_LUT_RW_INDEX
Bits
7:0
Default
0x0
LUT index for host read/write.
Description
LUT index for host read/write.
In 256-entry table mode: LUT_ADDR[6:0] = INDEX[7:1].
INDEX[0] is used to select LUT lower or upper 10 bits.
In piece wise linear (PWL) mode: LUT_ADDR[6:0] =
INDEX[6:0]. INDEX[7] is not used
DC_LUT_SEQ_COLOR - RW - 32 bits -, GpuF0MMReg:0x648C
Field Name
DC_LUT_SEQ_COLOR
Description
Sequential 10-bit R,G,B host read/write for LUT 256-entry
table mode. After reset or writing DC_LUT_RW_INDEX
register, first DC_LUT_SEQ_COLOR access is for red
component, the second one is for green component and the
third one is for blue component. Always access this register
three times for one LUT entry in LUT 256-entry table mode.
The LUT index is increased by 1 when LUT blue data is
accessed. This allow you to access the next LUT entry
without programming DC_LUT_RW_INDEX again.
Note: Bits [5:0] of this field are hardwired to 0.
Sequential 10-bit R,G,B host read/write for LUT 256-entry table mode.
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-193
Display Clock Control Registers
DC_LUT_PWL_DATA - RW - 32 bits -, GpuF0MMReg:0x6490
Field Name
DC_LUT_BASE
Bits
15:0
Default
0x0
Description
Linear interpolation of base value for host read/write.
Note: Bits [5:0] of this field are hardwired to 0.
DC_LUT_DELTA
31:16
0x0
Linear interpolation of delta value for host read/write. The
LUT index is increased by 1 when register
DC_LUT_PWL_DATA is accessed.
Note: Bits [5:0] of this field are hardwired to 0.
Linear interpolation of base and delta host read/write for LUT PWL mode
DC_LUT_30_COLOR - RW - 32 bits -, GpuF0MMReg:0x6494
Field Name
DC_LUT_COLOR_10_BLUE
Bits
9:0
Default
0x0
DC_LUT_COLOR_10_GREEN
19:10
0x0
DC_LUT_COLOR_10_RED
29:20
0x0
Host read/write LUT R,G,B value for LUT 256-entry table mode
Description
10-bit blue value for host read/write. The LUT index is
increased by 1 when register DC_LUT_30_COLOR is
accessed.
10-bit green value for host read/write.
10-bit red value for host read/write.
DC_LUT_READ_PIPE_SELECT - RW - 32 bits -, GpuF0MMReg:0x6498
Field Name
DC_LUT_READ_PIPE_SELECT
Bits
0
Default
0x0
LUT pipe selection for host read.
Description
LUT pipe selection for host read.
0=Host read select pipe 0
1=Host read select pipe 1
DC_LUT_WRITE_EN_MASK - RW - 32 bits -, GpuF0MMReg:0x649C
Field Name
DC_LUT_WRITE_EN_MASK
Bits
5:0
Default
0x3f
Look-up table macro write enable mask for host write.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-194
Description
Look-up table macro write enable mask for host write.
For each bit
Bit[0]=For pipe 1, B macro
Bit[1]=For pipe 1, G macro
Bit[2]=For pipe 1, R macro
Bit[3]=For pipe 0, B macro
Bit[4]=For pipe 0, G macro
Bit[5]=For pipe 0, R macro
0=Host write disable
1=Host write enable
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
DC_LUT_AUTOFILL - RW - 32 bits -, GpuF0MMReg:0x64A0
Field Name
DC_LUT_AUTOFILL (W)
DC_LUT_AUTOFILL_DONE (R)
Bits
0
Default
0x0
1
0x0
Description
Enables LUT autofill when 1 is written into this field
0=No effect
1=Start LUT autofill
LUT autofill is done
0=LUT autofill is not completed
1=LUT autofill is done
LUT autofill control
2.9.24 Display Controller Look Up Table A Registers
DC_LUTA_CONTROL - RW - 32 bits -, GpuF0MMReg:0x64C0
Field Name
DC_LUTA_INC_B
Bits
3:0
Default
0x0
Description
Exponent of Power-of-two of blue data increment of LUTA
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
DC_LUTA_DATA_B_SIGNED_EN
4
0x0
DC_LUTA_DATA_B_FLOAT_POINT_EN
5
0x0
© 2009 Advanced Micro Devices, Inc.
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Blue data increment = N/A
1=Blue data increment = 2
2=Blue data increment = 4
3=Blue data increment = 8
4=Blue data increment = 16
5=Blue data increment = 32
6=Blue data increment = 64
7=Blue data increment = 128
8=Blue data increment = 256
9=Blue data increment = 512
Frame buffer blue data signed enable for look-up table A.
0=Blue data is unsigned
1=Blue data is signed
Frame buffer blue data float point enable for look-up table
A.
0=Blue data is fix point
1=Blue data is float point
43451 780G Register Reference Guide (Pub) Rev 1.01
2-195
Display Clock Control Registers
DC_LUTA_INC_G
11:8
0x0
Exponent of Power-of-two of green data increment of LUTA
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
DC_LUTA_DATA_G_SIGNED_EN
12
0x0
DC_LUTA_DATA_G_FLOAT_POINT_EN
13
0x0
19:16
0x0
DC_LUTA_INC_R
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Green data increment = N/A
1=Green data increment = 2
2=Green data increment = 4
3=Green data increment = 8
4=Green data increment = 16
5=Green data increment = 32
6=Green data increment = 64
7=Green data increment = 128
8=Green data increment = 256
9=Green data increment = 512
Frame buffer green data signed enable for look-up table A.
0=Green data is unsigned
1=Green data is signed
Frame buffer green data float point enable for look-up table
A.
0=Green data is fix point
1=Green data is float point
Exponent of Power-of-two of red data increment of LUTA
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
DC_LUTA_DATA_R_SIGNED_EN
20
0x0
DC_LUTA_DATA_R_FLOAT_POINT_EN
21
0x0
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Red data increment = N/A
1=Red data increment = 2
2=Red data increment = 4
3=Red data increment = 8
4=Red data increment = 16
5=Red data increment = 32
6=Red data increment = 64
7=Red data increment = 128
8=Red data increment = 256
9=Red data increment = 512
Frame buffer red data signed enable for look-up table A.
0=Red data is unsigned
1=Red data is signed
Frame buffer red data float point enable for look-up table A.
0=Red data is fix point
1=Red data is float point
LUTA mode control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-196
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
DC_LUTA_BLACK_OFFSET_BLUE - RW - 32 bits -, GpuF0MMReg:0x64C4
Field Name
Bits
DC_LUTA_BLACK_OFFSET_BLUE
15:0
Black value offset of blue component for LUTA.
Default
0x0
Description
Black value offset of blue component for LUTA.
DC_LUTA_BLACK_OFFSET_GREEN - RW - 32 bits -, GpuF0MMReg:0x64C8
Field Name
Bits
DC_LUTA_BLACK_OFFSET_GREEN
15:0
Black value offset of green component for LUTA.
Default
0x0
Description
Black value offset of green component for LUTA.
DC_LUTA_BLACK_OFFSET_RED - RW - 32 bits -, GpuF0MMReg:0x64CC
Field Name
Bits
DC_LUTA_BLACK_OFFSET_RED
15:0
Black value offset of red component for LUTA.
Default
0x0
Description
Black value offset of red component for LUTA.
DC_LUTA_WHITE_OFFSET_BLUE - RW - 32 bits -, GpuF0MMReg:0x64D0
Field Name
Bits
DC_LUTA_WHITE_OFFSET_BLUE
15:0
White value offset of blue component for LUTA.
Default
0xffff
Description
White value offset of blue component for LUTA
DC_LUTA_WHITE_OFFSET_GREEN - RW - 32 bits -, GpuF0MMReg:0x64D4
Field Name
Bits
DC_LUTA_WHITE_OFFSET_GREEN
15:0
White value offset of green component for LUTA
Default
0xffff
Description
White value offset of green component for LUTA
DC_LUTA_WHITE_OFFSET_RED - RW - 32 bits -, GpuF0MMReg:0x64D8
Field Name
Bits
DC_LUTA_WHITE_OFFSET_RED
15:0
White value offset of red component for LUTA
© 2009 Advanced Micro Devices, Inc.
Default
0xffff
Description
White value offset of red component for LUTA
43451 780G Register Reference Guide (Pub) Rev 1.01
2-197
Display Clock Control Registers
2.9.25 Display Controller Look Up Table B Registers
DC_LUTB_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6CC0
Field Name
DC_LUTB_INC_B
Bits
3:0
Default
0x0
Description
Exponent of Power-of-two of blue data increment of LUTB
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
DC_LUTB_DATA_B_SIGNED_EN
4
0x0
DC_LUTB_DATA_B_FLOAT_POINT_EN
5
0x0
11:8
0x0
DC_LUTB_INC_G
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Blue data increment = N/A
1=Blue data increment = 2
2=Blue data increment = 4
3=Blue data increment = 8
4=Blue data increment = 16
5=Blue data increment = 32
6=Blue data increment = 64
7=Blue data increment = 128
8=Blue data increment = 256
9=Blue data increment = 512
Frame buffer blue data signed enable for look-up table A.
0=Blue data is unsigned
1=Blue data is signed
Frame buffer blue data float point enable for look-up table
A.
0=Blue data is fix point
1=Blue data is float point
Exponent of Power-of-two of green data increment of LUTB
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Green data increment = N/A
1=Green data increment = 2
2=Green data increment = 4
3=Green data increment = 8
4=Green data increment = 16
5=Green data increment = 32
6=Green data increment = 64
7=Green data increment = 128
8=Green data increment = 256
9=Green data increment = 512
43451 780G Register Reference Guide (Pub) Rev 1.01
2-198
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
DC_LUTB_DATA_G_SIGNED_EN
12
0x0
DC_LUTB_DATA_G_FLOAT_POINT_EN
13
0x0
19:16
0x0
DC_LUTB_INC_R
Frame buffer green data signed enable for look-up table A.
0=Green data is unsigned
1=Green data is signed
Frame buffer green data float point enable for look-up table
A.
0=Green data is fix point
1=Green data is float point
Exponent of Power-of-two of red data increment of LUTB
palette.
If INC = 0, LUT 256-entry table mode is enabled.
LUT_INDEX = PIX_DATA[7:0].
Output = LUT_DATA[LUT_INDEX].
DC_LUTB_DATA_R_SIGNED_EN
20
0x0
DC_LUTB_DATA_R_FLOAT_POINT_EN
21
0x0
If INC > 0, LUT PWL mode is enabled with 128 entries of
base and delta values.
LUT_INDEX = PIX_DATA[INC+6:INC].
Mult = PIX_DATA[INC-1:0].
Base = LUT_BASE[LUT_INDEX].
Delta = LUT_DELTA[LUT_INDEX].
Output = Base + (Mult * Delta) / increment
0=Red data increment = N/A
1=Red data increment = 2
2=Red data increment = 4
3=Red data increment = 8
4=Red data increment = 16
5=Red data increment = 32
6=Red data increment = 64
7=Red data increment = 128
8=Red data increment = 256
9=Red data increment = 512
Frame buffer red data signed enable for look-up table A.
0=Red data is unsigned
1=Red data is signed
Frame buffer red data float point enable for look-up table A.
0=Red data is fix point
1=Red data is float point
LUTB mode control
DC_LUTB_BLACK_OFFSET_BLUE - RW - 32 bits -, GpuF0MMReg:0x6CC4
Field Name
Bits
DC_LUTB_BLACK_OFFSET_BLUE
15:0
Black value offset of blue component for LUTB.
Default
0x0
Description
Black value offset of blue component for LUTB.
DC_LUTB_BLACK_OFFSET_GREEN - RW - 32 bits -, GpuF0MMReg:0x6CC8
Field Name
Bits
DC_LUTB_BLACK_OFFSET_GREEN
15:0
Black value offset of green component for LUTB.
© 2009 Advanced Micro Devices, Inc.
Default
0x0
Description
Black value offset of green component for LUTB.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-199
Display Clock Control Registers
DC_LUTB_BLACK_OFFSET_RED - RW - 32 bits -, GpuF0MMReg:0x6CCC
Field Name
Bits
DC_LUTB_BLACK_OFFSET_RED
15:0
Black value offset of red component for LUTB.
Default
0x0
Description
Black value offset of red component for LUTB.
DC_LUTB_WHITE_OFFSET_BLUE - RW - 32 bits -, GpuF0MMReg:0x6CD0
Field Name
Bits
DC_LUTB_WHITE_OFFSET_BLUE
15:0
White value offset of blue component for LUTB.
Default
0xffff
Description
White value offset of blue component for LUTB
DC_LUTB_WHITE_OFFSET_GREEN - RW - 32 bits -, GpuF0MMReg:0x6CD4
Field Name
Bits
DC_LUTB_WHITE_OFFSET_GREEN
15:0
White value offset of green component for LUTB
Default
0xffff
Description
White value offset of green component for LUTB
DC_LUTB_WHITE_OFFSET_RED - RW - 32 bits -, GpuF0MMReg:0x6CD8
Field Name
Bits
DC_LUTB_WHITE_OFFSET_RED
15:0
White value offset of red component for LUTB
Default
0xffff
Description
White value offset of red component for LUTB
2.9.26 Display Controller CRC Registers
DCP_CRC_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6C80
Field Name
DCP_CRC_ENABLE
DCP_CRC_DISPLAY_SEL
Bits
0
1
Default
0x0
0x0
DCP_CRC_SOURCE_SEL
4:2
0x0
Description
Enables DCP CRC.
Select display number for DCP CRC.
0=From display 1
1=From display 2
Select data source for DCP CRC.
0=DCP to LB pixel data
1=Lower 32 bits of graphics input data to DCP from DMIF
2=Upper 32 bits of graphics input data to DCP from DMIF
3=Overlay input data to DCP from DMIF
4=DCP to LB control signals TAG[2:0] and end of chunk
DCP CRC control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-200
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
DCP_CRC_MASK - RW - 32 bits -, GpuF0MMReg:0x6C84
Field Name
DCP_CRC_MASK
Bits
31:0
Default
0x0
Description
Mask bits to apply to DCP CRC function. Allows CRC of
only specific color and/or specific bits if wanted. Ignore
those bits with mask bits to be 0
Mask bits to apply to DCP CRC function.
DCP_CRC_P0_CURRENT - RW - 32 bits -, GpuF0MMReg:0x6C88
Field Name
Bits
DCP_CRC_P0_CURRENT (R)
31:0
Current value of CRC for current frame pipe 0.
Default
0x0
Description
Current value of CRC for current frame pipe 0.
DCP_CRC_P1_CURRENT - RW - 32 bits -, GpuF0MMReg:0x6C8C
Field Name
Bits
DCP_CRC_P1_CURRENT (R)
31:0
Current value of CRC for current frame pipe 1.
Default
0x0
Description
Current value of CRC for current frame pipe 1.
DCP_CRC_P0_LAST - RW - 32 bits -, GpuF0MMReg:0x6C90
Field Name
Bits
DCP_CRC_P0_LAST (R)
31:0
Final value of CRC for previous frame pipe 0.
Default
0x0
Description
Final value of CRC for previous frame pipe 0.
DCP_CRC_P1_LAST - RW - 32 bits -, GpuF0MMReg:0x6C94
Field Name
Bits
DCP_CRC_P1_LAST (R)
31:0
Final value of CRC for previous frame pipe 1.
© 2009 Advanced Micro Devices, Inc.
Default
0x0
Description
Final value of CRC for previous frame pipe 1.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-201
Display Clock Control Registers
2.9.27 Display Controller to Line Buffer Control Registers
DCP_LB_DATA_GAP_BETWEEN_CHUNK - RW - 32 bits -, GpuF0MMReg:0x6CBC
Field Name
DCP_LB_GAP_BETWEEN_CHUNK_20B
PP
Bits
3:0
Default
0x5
DCP_LB_GAP_BETWEEN_CHUNK_30B
PP
7:4
0x1
DCP LB chunk gap control
Description
This register is used to control gap between data chunks
sent from DCP to LB when the next LB data chunk is in
20bpp mode. The gap between current chunk and next
chunk will be register value plus 1. The default value is 5. If
any display has 32bpp digital output enabled, this valus
should be set to 6.
This register is used to control gap between data chunks
sent from DCP to LB when the next LB data chunk is in
30bpp mode. The gap between current chunk and next
chunk will be register value plus 1. The default value is 1. If
any display has 32bpp digital output enabled, this valus
should be set to 4
2.9.28 Display/Memory Interface Control and Status Registers
DCP_TILING_CONFIG - RW - 32 bits -, GpuF0MMReg:0x6CA0
Bits
3:1
Default
0x3
BANK_TILING
5:4
0x0
GROUP_SIZE
7:6
0x0
PIPE_TILING
Field Name
43451 780G Register Reference Guide (Pub) Rev 1.01
2-202
Description
This specifies the number of logical rendering pipes to use
in the tiling pattern. Typically this should match the number
of memory channels.
0=CONFIG_1_PIPE: 1 logical rendering pipe
1=CONFIG_2_PIPE: 2 logical rendering pipes
2=CONFIG_4_PIPE: 4 logical rendering pipes
3=CONFIG_8_PIPE: 8 logical rendering pipes
This specifies the number of logical banks to use in the tiling
pattern. Typically this should match the number of physical
banks in the DRAMs, though it can be smaller (e.g. for
DRAMs that have more banks than the tiling supports) or
larger (e.g. if rank selection is treated as a logical bank bit).
0=CONFIG_4_BANK: 4 logical DRAM banks
1=CONFIG_8_BANK: 8 logical DRAM banks
This specifies the memory interleave group size. All
surfaces must be aligned to start at a group interleave
boundary. Sequential reads or writes in device address
space access this many bytes from each memory channel
in turn. Therefore this value determines the maximum
DRAM burst size for sequential accesses.
0=CONFIG_256B_GROUP: 256B memory interleve
groups
1=CONFIG_512B_GROUP: 512B memory interleve
groups
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
ROW_TILING
10:8
0x2
This specifies a DRAM row size for use in tiling, within a
given bank of a given memory channel. This may be
smaller than the actual DRAM row size, but should not be
larger. The tiling pattern switches banks at these row
boundaries and clients may also use this field to determine
whether two accesses might be in the same row. These
strategies are not effective for scattered virtual memorty
mappings.
0=CONFIG_1KB_ROW: Treat 1KB as DRAM row
boundary
1=CONFIG_2KB_ROW: Treat 2KB as DRAM row
boundary
2=CONFIG_4KB_ROW: Treat 4KB as DRAM row
boundary
3=CONFIG_8KB_ROW: Treat 8KB as DRAM row
boundary
BANK_SWAPS
13:11
0x1
When performing display reads, this specifies the maximum
number of bytes accessed per memory channel within each
bank before switching banks. This affects the DRAM burst
length for display accesses. The actual burst length may be
less, depending on the row size above and on whether
the display access starts in the middle of a bank swap
sequence. This also ensures that crossing a DRAM row
boundary switches banks, provided that the virtual page
mapping is aligned properly.
0=CONFIG_128B_SWAPS: Perform bank swap after
128B
1=CONFIG_256B_SWAPS: Perform bank swap after
256B
2=CONFIG_512B_SWAPS: Perform bank swap after
512B
3=CONFIG_1KB_SWAPS: Perform bank swap after 1KB
SAMPLE_SPLIT
15:14
0x3
This controls the number of bytes per tile that may be used
to store multiple samples of fragments. If multi-sample data
requires more bytes than this per tile, it is split into multiple
slices.
0=CONFIG_1KB_SPLIT: Split multi-sample tiles over 1KB
1=CONFIG_2KB_SPLIT: Split multi-sample tiles over 2KB
2=CONFIG_4KB_SPLIT: Split multi-sample tiles over 4KB
3=CONFIG_8KB_SPLIT: Split multi-sample tiles over 8KB
This register is a copy of PDMA_TILING_CONFIG and may ONLY be written when the chip is idle, and MUST be matched by a
write to GB_TILING_CONFIG, PDMA_TILING_CONFIG and all copies of *TILING_CONFIG. It affects the 2D tiling modes, so
writing to it invalidates all 2D tiled surfaces.
DCP_MULTI_CHIP_CNTL - RW - 32 bits -, GpuF0MMReg:0x6CA4
Field Name
LOG2_NUM_CHIPS
MULTI_CHIP_TILE_SIZE
Description
Log2 of the number of chips in the multi-chip configuration.
Size of the tile per chip within each super-tile.
0=16 x 16 pixel tile per chip.
1=32 x 32 pixel tile per chip.
2=64 x 64 pixel tile per chip.
3=128x128 pixel tile per chip.
Should be programmed with the same value as PA_SC_MULTI_CHIP_CNTL. Controls the Screen Divisioning for Multi-Chip
Configurations
© 2009 Advanced Micro Devices, Inc.
Bits
2:0
4:3
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-203
Display Clock Control Registers
DMIF_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6CB0
Field Name
DMIF_BUFF_SIZE
Bits
1:0
Default
0x0
DMIF_D1_REQ_BURST_SIZE
10:8
0x2
DMIF_D2_REQ_BURST_SIZE
18:16
0x2
DMIF control register
Description
DMIF memory size.
0x0=Full memory size, 384x256bits.
0x1=2/3 memory size.
0x2=1/3 memory size.
0x3=Reserved
DMIF request burst size for display 1.
0x0=1 request.
0x1=2 requests.
0x2=4 requests.
0x3=8 requests.
0x4=16 requests.
DMIF request burst size for display 2.
0x0=1 request.
0x1=2 requests.
0x2=4 requests.
0x3=8 requests.
0x4=16 requests.
DMIF_STATUS - RW - 32 bits -, GpuF0MMReg:0x6CB4
Field Name
DMIF_MC_SEND_ON_IDLE (R)
Bits
0
Default
0x0
DMIF_CLEAR_MC_SEND_ON_IDLE (W)
1
0x0
DMIF_MC_LATENCY_COUNTER_ENAB
LE
This is a debug register. DMIF status.
8
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-204
Description
This register bit is set to 1 if MH returns data to DMIF when
there is no pending request. It is sticky bit. Once this bit is
set to high, it will stay high until it is cleared by writing 1 to
register DMIF_CLEAR_MH_DATA_ON_IDLE
0=MC does not send data to DMIF when there is no data
request pending
1=MH sends data to DMIF when there is no data pending
request.
This register bit is used to clear register
DMIF_MH_SEND_ON_IDLE
0=No effect
1=Clear register bit DMIF_MH_SEND_ON_IDLE
0=Disable MC latency counter
1=Enable MC latency counter
© 2009 Advanced Micro Devices, Inc.
Display Clock Control Registers
2.9.29 MCIF Control Registers
MCIF_CONTROL - RW - 32 bits -, GpuF0MMReg:0x6CB8
Field Name
MCIF_BUFF_SIZE
Bits
1:0
Default
0x0
ADDRESS_TRANSLATION_ENABLE
4
0x0
PRIVILEGED_ACCESS_ENABLE
8
0x0
LOW_READ_URG_LEVEL
23:16
0x0
MC_CLEAN_DEASSERT_LATENCY
29:24
0x10
30
0x0
MCIF_MC_LATENCY_COUNTER_ENAB
LE
MCIF control register
Description
MCIF memory size.
0x0=Full memory size, 16x143bits.
0x1=3/4 memory size.
0x2=1/2 memory size.
0x3=1/4 memory size.
Enables address translation for vga, cursor and icon
memory controller requests
0=Disable
1=Enable
Enables privileged page access for vga, cursor and icon
memory controller requests
0=Disable
1=Enable
This is the urgency level for vga, cursor, icon and vip reads
when they are all in low priority
This is the number of cycles mcif will wait after a write is
transfered to the memory controller and before looking at
the clean signal from the memory controller
0=Disable MC latency counter
1=Enable MC latency counter
2.9.30 Multi VPU Control Registers
DC_MVP_LB_CONTROL - RW - 32 bits -, GpuF0MMReg:0x65F4
Field Name
D1_MVP_SWAP_LOCK_IN_MODE
Bits
1:0
Default
0x1
D2_MVP_SWAP_LOCK_IN_MODE
5:4
0x2
DC_MVP_SWAP_LOCK_OUT_SEL
8
0x0
DC_MVP_SWAP_LOCK_OUT_FORCE_
ONE
DC_MVP_SWAP_LOCK_OUT_FORCE_
ZERO
DC_MVP_D1_DFQ_EN
12
0x0
Description
01 - force input to 1, used for master GPU; 10 - use
swap_lock_in, used for slave GPU or middle GPU; 01 is the
default
01 - force input to 1, used for master GPU; 10 - use
swap_lock_in, used for slave GPU or middle GPU; 10 is the
default
0 - use D1 swap out output, 1 - use D2 swap out output;
default is D1 swap out
Force Swap_lock to be one
16
0x0
Force Swap_lock to be zero
18
0x0
DC_MVP_D2_DFQ_EN
19
0x0
DC_MVP_D1_SWAP_LOCK_STATUS
(R)
DC_MVP_D2_SWAP_LOCK_STATUS
(R)
DC_MVP_SWAP_LOCK_IN_CAP (R)
DC_MVP_SPARE_FLOPS (R)
DC MVP LB control register
20
0x0
Enable DFQ in multi-GPU mode to select update_pending
from DFQ engine
Enable DFQ in multi-GPU mode to select update_pending
from DFQ engine
D1 swap_lock status
24
0x0
D2 swap_lock status
28
31
0x0
0x0
Capture swap_lock_in, used in diagnostic mode
USED for keeping spare flops (ECO)
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-205
TV Output Registers
2.10
TV Output Registers
SD1_MAIN_CNTL2 - RW - 32 bits -, GpuF0MMReg:0x5E00
Field Name
SD1_TVOUT_EN
Bits
0
Default
0x0
SD1_HDTV_SEL
1
0x0
SD1_IKOS_CAP_FRAME_PULSE
2
0x0
TVOUT_RBBMIF_RDWR_TIMEOUT_DIS
31
0x0
Description
0=Disable TVOUT block
1=Enable TVOUT block
0=SDTV/NTSC/PAL enable
1=HDTV enable
0=CAP_FRAME_PULSE occurs at end of each field or
frame depending on mode
1=CAP_FRAME_PULSE occurs at the end of the second
line after CRTC sends frame_start
0=Enable RBBMIF read/write timeout logic
1=Disable RBBMIF read/write timeout logic
SD1_Y_BREAK_POINT_SETTING - RW - 32 bits -, GpuF0MMReg:0x5E98
Field Name
SD1_Y_GAIN_LIMIT
SD1_Y_BREAK_EN
Bits
10:0
Default
0x2ff
16
0x0
Description
Gain (contrast) limit constant for the luminanace (Y) portion
of the video signal. The range of this limiter is between 0
and 0x5FF
Enables/Disable the Y gain break. When enabled, the Y
component of the video signal will be attenuated by one
half, for the portion that exeeds the SD1_Y_GAIN_LIMIT
value
0=Disable
1=Enable
Contrast control register for Luminance portion of the video signal
SD1_U_V_BREAK_POINT_SETTINGS - RW - 32 bits -, GpuF0MMReg:0x5E9C
Field Name
SD1_U_GAIN_LIMIT
Bits
9:0
Default
0x150
Description
Gain (saturation) limit constant for the U portions of the
chrominanace video signal. The range of this limiter is
between 0 and 0x17f
SD1_U_BREAK_EN
12
0x0
Enables/Disable the U gain break. When enabled, the U
components of the video signal will be attenuated by one
half, for the portion that exeeds the SD1_U_GAIN_LIMIT
value
0=Disable
1=Enable
SD1_V_GAIN_LIMIT
25:16
0x1d7
Gain (saturation) limit constant for the V portions of the
chrominanace video signal. The range of this limiter is
between 0 and 0x17f
SD1_V_BREAK_EN
28
0x0
Enables/Disable the V gain break. When enabled, the V
components of the video signal will be attenuated by one
half, for the portion that exeeds the SD1_V_GAIN_LIMIT
value
0=Disable
1=Enable
Saturation control register for the Chrominance portion of the video signal
43451 780G Register Reference Guide (Pub) Rev 1.01
2-206
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_Y_AND_PASSTHRU_GAIN_SETTINGS - RW - 32 bits -, GpuF0MMReg:0x5EA0
SD1_Y_GAIN
Field Name
SD1_VBI_PASSTHRU_GAIN
Bits
8:0
Default
0x100
24:16
0x100
Contains contrast information for luminance video
Description
Unsigned 1.8 bit gain (contrast) value for the luminanace
(Y) portion of the video signal. The maximum value is
100110011 (gain = 1.20).
Unsigned 1.8 bit gain (contrast) value for the VBI pass
through signal. The maximum value is 100110011 (gain =
1.20).
SD1_U_AND_V_GAIN_SETTINGS - RW - 32 bits -, GpuF0MMReg:0x5EA4
SD1_U_GAIN
Field Name
Bits
8:0
Default
0x100
SD1_V_GAIN
24:16
0x100
Contains saturation information for chrominance video
Description
Unsigned 1.8 bit gain setting for the U portions of the
chrominance video signal. The maximum value is
100100000 (gain = 1.125). Values over 1.125 will be limited
to 1.125.
Unsigned 1.8 bit gain setting for the V portions of the
chrominance video signal. The maximum value is
100100000 (gain = 1.125). Values over 1.125 will be limited
to 1.125.
SD1_LUMA_BLANK_SETUP_LEVELS - RW - 32 bits -, GpuF0MMReg:0x5EA8
Field Name
SD1_BLANK_LEVEL
Description
Indicates the digital value of the luminance blanking level
and is defined as
SD1_LUMA_SYNC_TIP_LEVELS.SD1_Y_SYNC_TIP_LE
VEL + digital equivalent of blank above sync tip. This blank
above sync tip can be calculated by converting the sync
voltage: (Sync Amplitude/Full Range DAC Amplitude for
given Standard) * 1023(full input range of DAC)
SD1_SETUP_LEVEL
24:16
0xeb
Indicates the digital value of the black level in NTSC and is
defined as SD1_BLANK_LEVEL + digital equivalent of
black above blank level. This black above blank can be
calculated by converting the pedestal IRE: (Setup IRE/Full
White IRE) * Full Digital White = (7.5/92.5) * 512 = 42.
SD1_SETUP_LEVEL = SD1_BLANK_LEVEL for all
standards but NTSC
Indicates the SDTV1 luminance blank and setup levels for Composite, S-Video, 480i & 480p Component, and RGB with sync on
green outputs
© 2009 Advanced Micro Devices, Inc.
Bits
8:0
Default
0xeb
43451 780G Register Reference Guide (Pub) Rev 1.01
2-207
TV Output Registers
SD1_RGB_OR_PBPR_BLANK_LEVEL - RW - 32 bits -, GpuF0MMReg:0x5EAC
Field Name
SD1_RGB_OR_PBPR_BLANK_LEVEL
Bits
8:0
Default
0xeb
Description
Indicates the digital value of the luminance blanking level
for Red and Blue if generating a RGB with sync on Green or
the blank level for Pb & Pr, if set to a Component 480I or
480P mode. The mid range value of 512 is usually used in
the PbPr case
SDTV1 Blank Level register for RGB with sync on Green if SD1_MAIN_CNTL.SD1_BLANK_ON_RB_SEL = 1 or for Component
Pb and Pr
SD1_LUMA_SYNC_TIP_LEVELS - RW - 32 bits -, GpuF0MMReg:0x5EB0
Field Name
SD1_Y_SYNC_TIP_LEVEL
Bits
8:0
Default
0x10
Description
Indicates the digital value of the luminance sync tip or
synchronization level. Usually set at 16 to give a 20 mV
margin above the zero DAC level
SD1_PBPR_SYNC_TIP_LEVEL
24:16
0x111
Indicates the digital value of the Pb and Pr sync tip level
and is defined as SD1_RGB_OR_PBPR_BLANK_LEVEL digital equivalent of blank above sync tip. See the
SD1_LUMA_BLANK_SETUP_LEVELS.SD1_BLANK_LEV
EL description for the blank above sync tip calculation. If no
synchronizing pulses are required for Pb and Pr, set
SD1_PBPR_SYNC_TIP_LEVEL =
SD1_RGB_OR_PBPR_BLANK_LEVEL
SDTV1 Sync Tip register for Luminance or for Component Pb and Pr
SD1_LUMA_FILT_CNTL - RW - 32 bits -, GpuF0MMReg:0x5EB4
Field Name
SD1_YFLT_EN
SD1_COMPY_OUT_BLEND
Bits
0
11:8
Default
0x1
0x4
43451 780G Register Reference Guide (Pub) Rev 1.01
2-208
Description
Enables/Disables the Luminance filter
Controls sharpness blending of luma filters for Composite
output.
Bits [3:2] select the alternate filter:
00=Composite
01=S-video
10=1:1 Slew
11=Raw un-filtered data
Bits [1:0] controls a 2-bit alpha blend:
00=100% alternate filter
01=75% alternate filter, 25% base filter
10=50% alternate filter, 50% base filter
11=25% alternate filter, 75% base filter
The Composite filter is the base filter for the Composite
output.
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_SVIDY_OUT_BLEND
Controls sharpness blending of luma filters for S-Video
output.
Bits [3:2] select the alternate filter:
00=S-Video
01=Composite
10=1:1 Slew
11=Raw un-filtered data
Bits [1:0] controls a 2-bit alpha blend:
00=100% alternate filter
01=75% alternate filter, 25% base filter
10=50% alternate filter, 50% base filter
11=25% alternate filter, 75% base filter
The S-Video filter is the base filter for the S-Video output.
SD1_COMP_PASSTHRU_BLEND
19:16
0x0
Controls sharpness blending of luma filters for Composite
VBI passthrough output.
Bits [3:2] select the alternate filter:
00=Composite
01=S-video
10=1:1 Slew
11=Raw un-filtered data
Bits [1:0] controls a 2-bit alpha blend:
00=100% alternate filter
01=75% alternate filter, 25% base filter
10=50% alternate filter, 50% base filter
11=25% alternate filter, 75% base filter
The Composite filter is the base filter for the Composite VBI
passthrough output.
SD1_SVID_PASSTHRU_BLEND
23:20
0x0
Controls sharpness blending of luma filters for S-Video VBI
passthrough output.
Bits [3:2] select the alternate filter:
00=S-Video
01=Composite
10=1:1 Slew
11=Raw un-filtered data
Bits [1:0] controls a 2-bit alpha blend:
00=100% alternate filter
01=75% alternate filter, 25% base filter
10=50% alternate filter, 50% base filter
11=25% alternate filter, 75% base filter
The S-Video filter is the base filter for the S-Video VBI
passthrough output.
SD1_OUTSIDE_ACTIVE_SLEW_EN
24
0x1
Enables/Disables Slewing of the video signal during the
blank region. If disabled, the blank region of the video signal
will be filtered with the filter settings specified
above(_BLEND) for the active portion of the video signal.
If enabled the blank region of the video signal will be slewed
SD1_INSIDE_ACTIVE_SLEW_EN
25
0x0
Enables/Disables Slewing of the video signal during the
active region. If disabled, the active portion of the video
signal will be filtered with _BLEND settings specified bove.
If enabled, the active portion of the video signal will be
slewed and no other filter settings will apply
SD1_LUMA_DITHER_SEL
29:28
0x0
Controls the addition of dither to Luminance data. Choices
are truncate, round, dither with random number, dither with
previous data
Specifies filter settings and dither settings(first) for Luminance video signal
© 2009 Advanced Micro Devices, Inc.
15:12
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-209
TV Output Registers
SD1_LUMA_COMB_FILT_CNTL1 - RW - 32 bits -, GpuF0MMReg:0x5EB8
Field Name
SD1_COMB_EN
SD1_DISABLE_FIRST_LAST
Bits
0
1
Default
0x0
0x0
SD1_COMB_LINE_SEL
9:8
0x0
SD1_P2
21:16
0x0
SD1_P3
Comb filter register control 1
30:24
0x0
Description
Enables/Disables the Combing on composite video output
Enables/Disables Combing on the first and last active lines
of the composite video output
Selects between 3 line comb, or 2 line from upper or lower
two pair of lines
Reference level for AGC
nominal 0x20
Gain up value for AGC
SD1_LUMA_COMB_FILT_CNTL2 - RW - 32 bits -, GpuF0MMReg:0x5EBC
SD1_P4
SD1_P5
SD1_P6
SD1_P7
Field Name
Bits
7:0
8
21:16
27:24
Default
0x0
0x0
0x0
0x0
Description
Lowers clip limit or force for AGC multiplier
Selects control curve multiplier inputs
Sets coring level for nominal signals
Controls the slope of the coring process to be below the P6
threshold
Comb filter register control 2
SD1_LUMA_COMB_FILT_CNTL3 - RW - 32 bits -, GpuF0MMReg:0x5EC0
Bits
5:0
Default
0x0
SD1_P8
16:8
0x0
SD1_P9
Comb filter register control 3
26:20
0x0
SD1_P10
Field Name
Description
Gain of bandpassed centre line to subtract from the Y for
composite. Notch level
Sets the final gain level for the control signal. Diagonal false
color level
Upper clip limit or force for final control signal
SD1_LUMA_COMB_FILT_CNTL4 - RW - 32 bits -, GpuF0MMReg:0x5EC4
Field Name
SD1_P11
SD1_FORCE_P9
Comb filter register control 4
Bits
5:0
8
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-210
Description
Gain of checker board false color to subtract
Forces upper value for P9
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_VIDOUT_MUX_CNTL - RW - 32 bits -, GpuF0MMReg:0x5EC8
Field Name
SD1_VIDEO_SELECT_MUX0_EN
Bits
0
Default
0x1
SD1_VIDEO_SELECT_MUX1_EN
1
0x1
SD1_VIDEO_SELECT_MUX2_EN
2
0x1
SD1_VIDEO_SELECT_MUX0
7:4
0x1
SD1_VIDEO_SELECT_MUX1
11:8
0x2
© 2009 Advanced Micro Devices, Inc.
Description
Enables/Disables the output mux 0
0=Send data 0
1=Send data as selected by RED_MX
Enables/Disables the output mux 1
0=Send data 0
1=Send data as selected by GRN_MX
Enables/Disables the output mux 2
0=Send data 0
1=Send data as selected by BLU_MX
Output Mux selection for first SDTV1 output, which is
normally routed to the triple DAC output DAC4_CHROMA
0=iSVID_Y
1=iSVID_C
2=iCOMP
3=iGREEN
4=iBLUE
5=iRED
6=iYPBPR_Y
7=iPB
8=iPR
9=irf_FORCE_DAC_DATA
10=iDBG_INPUT_Y
11=iDBG_GAINED_Y
12=iDBG_YFORFILT
13=iDBG_SYNCb
14=iDBG_END_OF_STANDARD_FRAME
15=iDBG_RGB_Y
Output Mux selection for second SDTV1 output, which is
normally routed to the triple DAC output DAC6_COMP
0=iSVID_Y
1=iSVID_C
2=iCOMP
3=iGREEN
4=iBLUE
5=iRED
6=iYPBPR_Y
7=iPB
8=iPR
9=irf_FORCE_DAC_DATA
10=iDBG_INPUT_Y
11=iDBG_GAINED_Y
12=iDBG_YFORFILT
13=iDBG_SYNCb
14=iDBG_END_OF_STANDARD_FRAME
15=iDBG_RGB_Y
43451 780G Register Reference Guide (Pub) Rev 1.01
2-211
TV Output Registers
SD1_VIDEO_SELECT_MUX2
SD1_ENCODER_BYPASS_EN
SD1_VIDEO_OUTPUT_DITHER_SEL
15:12
0x0
28
0x0
31:30
0x0
SDTV1 encoder output selection control register
Output Mux selection for third SDTV1 output, which is
normally routed to the triple DAC output DAC5_LUMA
0=iSVID_Y
1=iSVID_C
2=iCOMP
3=iGREEN
4=iBLUE
5=iRED
6=iYPBPR_Y
7=iPB
8=iPR
9=irf_FORCE_DAC_DATA
10=iDBG_INPUT_Y
11=iDBG_GAINED_Y
12=iDBG_YFORFILT
13=iDBG_SYNCb
14=iDBG_END_OF_STANDARD_FRAME
15=iDBG_RGB_Y
0=Bypass Encoder with DC offset in U,V
1=Bypass Encoder without any changes
Controls the addition of dither to all the output. Choices are
truncate, round, dither with random number, dither with
previous data
SD1_FORCE_DAC_DATA - RW - 32 bits -, GpuF0MMReg:0x5ECC
Field Name
SD1_FORCE_DAC_DATA
Bits
9:0
Default
0x0
Description
Specifies a 10 bit value to be routed to those DAC(s) with
the corresponding output selection
mux(SD1_VIDOUT_MUX_CNTL.SD1_VIDEO_SELECT_M
UX1 to .SD1_VIDEO_SELECT_MUX2) set to 9. The
following registers must also be programmed:
DAC_MUX_OUT_CNTL.MUX_CNTL_EN = 0 and
DTO1_VCLK_DENOMIN.DTO1_EN = 0
This register allows data to be directly applied to the triple DACs
43451 780G Register Reference Guide (Pub) Rev 1.01
2-212
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_CHROMA_MOD_CNTL - RW - 32 bits -, GpuF0MMReg:0x5EF0
Field Name
SD1_U_BURST_LEVEL
Bits
8:0
Default
0x1b2
24:16
0x4e
SD1_COL_SC_SECOND_CORR_EN
26
0x0
SD1_CHROMA_PRE_MOD_DELAY_EN
27
0x0
SD1_FORCE_BLACK_WHITE
29
0x0
SD1_FORCE_BURST_ALWAYS
30
0x0
SD1_UVFLT_EN
31
0x1
SD1_V_BURST_LEVEL
Chroma modulation control register
Description
U component burst level
For NTSC: -(20IRE/92.5IRE) * 512 =0x191
For PAL: -(Sin45)*(21.5/100IRE)*512 = 0x1B2
V component burst level
For NTSC: = 0x0
For PAL: (cos45)*(21.5IRE/100IRE)*512 = 0x4E
When set to 1 in NTSC/PAL modes, the Sub-Carrier DTO
Accumulator is incremented by a second correction set by
SD1_SCM_COL_SC_INC_CORR and
SD1_SCM_COL_SC_DENOMIN
0=Normal Sub-Carrier DTO correction with
SD1_COL_SC_DENOMIN,SD1_COL_SC_INC,SD1_COL_
SC_INC_CORR
1=Additional Sub-Carrier DTO correction controlled by
SD1_SCM_COL_SC_DENOMIN,
SD1_SCM_COL_SC_INC_CORR
When rf_PIX_DELAY_SEL = 0, sets the pixel delay
alignment of chrominance signal before or after modulation
Forces U and V values to be zero
0=colour ON
1=colour OFF
Active data will be ignored and Burst will be inserted all the
way through
0=Normal Colour Burst production in encoder
1=Colour Burst fills the entire TV frame
If enabled, U and V data gets filtered in U and V filters
respectively or else no filtering occurs
0=Bypass U and V filters
1=Enable U and V filters
SD1_COL_SC_DENOMIN - RW - 32 bits -, GpuF0MMReg:0x5EF4
Field Name
SD1_COL_SC_DENOMIN
Bits
24:0
Default
0x2
Description
This register value determines when
SD1_COL_SC_INC_CORR register value should be used
as the Increment value for Sub-Carrier DTO Accumulato
Denominator portion of the correction factor. This field is used in NTSC/PAL mode and during Secam DB component generation
SD1_COL_SC_INC - RW - 32 bits -, GpuF0MMReg:0x5EF8
Field Name
SD1_COL_SC_INC
Description
This is the increment value the Sub-Carrier DTO need to
increment by every cycle except when the count of
SD1_SCM_COL_SC_DENOMIN is reached. When the
count of SD1_SCM_COL_SC_DENOMIN is reached, we
will increment the accumulator by
SD1_COL_SC_INC_CORR instead of COL_SC_INC.
Use ssdtve.cpp to program this field
Increment value for Sub-Carrier DTO Accumulator. Used for NTSC/PAL sin/cos generation. In Secam mode, used for DB
component generation
© 2009 Advanced Micro Devices, Inc.
Bits
28:0
Default
0x15555
555
43451 780G Register Reference Guide (Pub) Rev 1.01
2-213
TV Output Registers
SD1_COL_SC_INC_CORR - RW - 32 bits -, GpuF0MMReg:0x5EFC
Field Name
SD1_COL_SC_INC_CORR
Bits
28:0
Default
0x15555
556
Description
SD1_COL_SC_INC register value plus the correction
factor. This total value will be the new Sub-Carrier DTO
Accumulator increment when a count determined by
SD1_SCM_COL_SC_DENOMIN register field is reached
Increment value for Sub-Carrier DTO Accumulator + Numerator portion of the required correction factor. This field is used in
NTSC/PAL mode and during Secam DB component generation
SD1_SCM_COL_SC_DENOMIN - RW - 32 bits -, GpuF0MMReg:0x5F00
Field Name
SD1_SCM_COL_SC_DENOMIN
Bits
24:0
Default
0x0
Description
This register value determines when
SD1_SCM_COL_SC_INC_CORR register value should be
used as the Increment value for Sub-Carrier DTO
Accumulator
This field is used only for Secam DR component generation. Denominator portion of the correction factor
SD1_SCM_COL_SC_INC - RW - 32 bits -, GpuF0MMReg:0x5F04
Field Name
SD1_SCM_COL_SC_INC
Bits
28:0
Default
0x1533a
6ae
Description
This is the increment value the Sub-Carrier DTO need to
increment by every cycle except when the count of
SD1_SCM_COL_SC_DENOMIN is reached. When the
count of SD1_SCM_COL_SC_DENOMIN is reached, we
will increment the accumulator by
SD1_SCM_COL_SC_INC_CORR insead of
SD1_SCM_COL_SC_INC
This field is used only for Secam DR component generation. Increment value for Sub-Carrier DTO Accumulator.
SD1_SCM_COL_SC_INC_CORR - RW - 32 bits -, GpuF0MMReg:0x5F08
Field Name
SD1_SCM_COL_SC_INC_CORR
Bits
28:0
Default
0x1533a
6ae
Description
SD1_COL_SC_INC register value plus the correction
factor. This total value will be the new Sub-Carrier DTO
Accumulator increment when a count determined by
SD1_SCM_COL_SC_DENOMIN register field is reached
Increment value for Sub-Carrier DTO Accumulator + Numerator portion of the required correction factor
43451 780G Register Reference Guide (Pub) Rev 1.01
2-214
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_SCM_MOD_CNTL - RW - 32 bits -, GpuF0MMReg:0x5F0C
Field Name
SD1_SCM_BURST_GAIN
Bits
11:0
Default
0x203
SD1_SCM_NOTCH_TUNER
21:16
0x2c
SD1_SCM_ENABLE
24
0x0
SD1_SCM_RST_DTO_ON_BLANK
25
0x0
26
27
29:28
0x0
0x0
0x0
SD1_SCM_2LINE_EN
30
0x0
SD1_SCM_DTO_LIMIT_EN
31
0x1
SD1_SCM_INVERT_PHASE_EN
SD1_INVERT_SCM_3LINE
SD1_SCM_3LINE_INIT
Secam modulation control register
Description
This register field value determines the amplitude of DR and
DB signals
Sets the center of Secam high frequency subcarrier
pre-emphasis filter at 4.286MHz frequency. Can be fine
tuned in KHz granularity if required
Enables Secam mode there by generating Secam DR/DB
color components. Setting this field high will disa ble NTSC
and PAL color modulation
Qualifier required to reset the Sub-Carrier DTO accumulator
when in Secam mode. In Secam mode, DTO is reset during
b lanking period
Enables phase inversion of the DR and DB subcarriers
Swaps inversions specific to fields
This field value is loaded into an internal mod 2 counter. If
loaded by 0, the count values are 0,1,2 corresponding to
phase values of 0,0,180. If loaded by 1, the count values
are 1,2,0 corresponding to phase values of 0,180,0 and so
on
Sets the internal counter into a mod 1 mode and the
corresponding phase values are 0 and 180
When set, the frequency swing of DR/DB components will
be limited to a specific range . The register fields
SD1_SCM_MIN_DTO_SWING and
SD1_SCM_MAX_DTO_SWING will set the range, If this
field is not set, there will be no limit set on the frequency
swing
SD1_SCM_DB_DR_SCALE_FACTORS - RW - 32 bits -, GpuF0MMReg:0x5F10
Field Name
SD1_SCM_DB_SCALE_FACTOR
Bits
15:0
Default
0xa5f5
Description
This field value is multiplied to the 'U' output of the low
frequency pre-emphasis filter to generate the frequency
deviation for the DB component
SD1_SCM_DR_SCALE_FACTOR
31:16
0x8c99
This field value is multiplied to the 'V' output of the low
frequency pre-emphasis filter to generate the frequency
deviation for the DR component
Used for generating the required frequency deviation for DR and DB components
SD1_SCM_MIN_DTO_SWING - RW - 32 bits -, GpuF0MMReg:0x5F14
Field Name
SD1_SCM_MIN_DTO_SWING
Default
0x96206
39
Sets the minimum frequency swing for DR/DB components
© 2009 Advanced Micro Devices, Inc.
Bits
27:0
Description
Sets the minimum frequency swing. Will take effect only
when SD1_SCM_DTO_LIMIT_EN register field is set
43451 780G Register Reference Guide (Pub) Rev 1.01
2-215
TV Output Registers
SD1_SCM_MAX_DTO_SWING - RW - 32 bits -, GpuF0MMReg:0x5F18
Field Name
SD1_SCM_MAX_DTO_SWING
Bits
27:0
Default
0xb713c
e4
Sets the maximum frequency swing for DR/DB components
Description
Sets the maximum frequency swing. Will take effect only
when SD1_SCM_DTO_LIMIT_EN register field is set
SD1_CRC_CNTL - RW - 32 bits -, GpuF0MMReg:0x5F1C
Description
Enables the CRC signature generation on those output(s)
as selected by SD1_CRC_DATAIN_SEL
0=Reset/Disable
1=Enable
SD1_CRC_DATAIN_SEL
5:4
0x0
Selects the SDTV1 output(s) on which the CRC generation
is to be performed
0=V0V1V2
1=V0 only
2=V1 only
3=V2 only
SD1_RST_SC_ON_FSYNC_4CRC
7
0x0
Forces the sub-carrier to be reset at every frame
synchronization pulse to allow CRC generation across
something other than the standard number of fields per
frame(4 for NTSC, 8 for PAL)
0=Normal free running Sub-Carrier
1=Enable reset of Sub-Carrier every Frame Sync
SD1_PROGRESSIVE_MODE_CRC
8
0x0
Select interlaced of progressive mode CRC generation
0=CRC generation for interlaced modes
1=CRC generation for progressive modes
Controls the production of CRC signatures from the SDTV1 encoder output(s)
SD1_CRC_EN
Field Name
Bits
0
Default
0x0
SD1_VIDEO_PORT_SIG - RW - 32 bits -, GpuF0MMReg:0x5F20
Field Name
SD1_CRC_SIG (R)
Bits
29:0
Default
0x0
Description
SD1_CRC_SIG(9:0) - CRC signature of VIDEO_0 output
SD1_CRC_SIG(19:10) - CRC signature of VIDEO_1 output
SD1_CRC_SIG(29:20) - CRC signature of VIDEO_2 output
Read only register containing the CRC signatures for VIDEO_0, VIDEO_1, and VIDEO_2 outputs of the SDTV1 encoder
SD1_SDTV0_DEBUG - RW - 32 bits -, GpuF0MMReg:0x5F28
Field Name
SD1_SDTV0_DEBUG
Bits
31:0
Default
0xffff
Description
SD1_SDTV0_DEBUG(31:0) Unassigned
SD1_SDTV0_DEBUG(16) - Enable TVVBI muxing to debug
bus
The bits in this register can be assigned control functions, if the debugging process yields additional needs
43451 780G Register Reference Guide (Pub) Rev 1.01
2-216
© 2009 Advanced Micro Devices, Inc.
TV Output Registers
SD1_COL_SC_PHASE_CNTL - RW - 32 bits -, GpuF0MMReg:0x5FD4
Field Name
SD1_COL_SC_PHASE_INIT
Phase offset to the Sub-Carrier DTO
Bits
15:0
Default
0x0
Description
Add phase offset to the Sub-Carrier DTO
SD1_LUMA_OFFSET_LIMIT - RW - 32 bits -, GpuF0MMReg:0x5F8C
Field Name
SD1_LUMA_OFFSET
SD1_LUMA_LIMIT
SD1_YC_OFFSET_LIMIT_BYPASS
Bits
9:0
Default
0x0
21:12
24
0x0
0x0
Luma offset used for color conversion
Description
Luma offset value used in conjunction with SD1_Y_GAIN
for color conversion.
Luma limit used for color conversion
0=Luma and chroma data are both offset. Luma data is
limited
1=Bypass offset/limiting logic and sign extend luma and
chroma data
SD1_CHROMA_OFFSET - RW - 32 bits -, GpuF0MMReg:0x5F90
Field Name
SD1_CHROMA_OFFSET
Bits
9:0
Default
0x0
Chroma offset used for color conversion
Description
Chroma offset value used in conjunction with SD1_U_GAIN
& SD1_V_GAIN for color conversion.
SD1_UPSAMPLE_MODE - RW - 32 bits -, GpuF0MMReg:0x5F94
Field Name
SD1_FOUR_TAP_MODE
SD1_UPSAMP_PICK_NEAR
Bits
0
4
Default
0x0
0x0
Description
SD1_CRTC_HV_START - RW - 32 bits -, GpuF0MMReg:0x5F98
Field Name
SD1_CRTC_H_START
SD1_CRTC_V_START
Bits
12:0
28:16
Default
0x0
0x0
CRTC capture pulse start location
Description
CRTC horizontal capture frame pulse start.
CRTC vertical capture frame pulse start. Note: In interlace
mode, CRTC counts every other line, while TVOUT counts
every line
SD1_CRTC_TV_FRAMESTART_CNTL - RW - 32 bits -, GpuF0MMReg:0x5F9C
Field Name
SD1_CRTC_TV_FRAMESTART_FREQ
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
Default
0x0
Description
0=TV FRAMESTART happens every 2 fields
1=TV FRAMESTART happens every 4 fields, NTSC
standard
2=TV FRAMESTART happens every 8 fields, PAL
standard
3=reserved
43451 780G Register Reference Guide (Pub) Rev 1.01
2-217
LVTMA Registers
2.11
LVTMA Registers
LVTMA_DATA_SYNCHRONIZATION - RW - 32 bits -, GpuF0MMReg:0x7F98
Field Name
LVTMA_DSYNSEL
LVTMA_PFREQCHG (W)
Bits
0
Default
0x1
8
0x0
0=Disable
1=Enable
Description
LVTMA_PWRSEQ_REF_DIV - RW - 32 bits -, GpuF0MMReg:0x7F88
Field Name
LVTMA_PWRSEQ_REF_DIV
LVTMA_BL_MOD_REF_DIV
Bits
11:0
27:16
Default
0x0
0x0
Description
LVTMA_PWRSEQ_DELAY1 - RW - 32 bits -, GpuF0MMReg:0x7F8C
Field Name
LVTMA_PWRUP_DELAY1
LVTMA_PWRUP_DELAY2
LVTMA_PWRDN_DELAY1
LVTMA_PWRDN_DELAY2
Bits
7:0
15:8
23:16
31:24
Default
0x0
0x0
0x0
0x0
Description
LVTMA_PWRSEQ_DELAY2 - RW - 32 bits -, GpuF0MMReg:0x7F90
Field Name
LVTMA_PWRDN_MIN_LENGTH
Bits
7:0
Default
0x0
Description
LVTMA_PWRSEQ_CNTL - RW - 32 bits -, GpuF0MMReg:0x7F80
Field Name
LVTMA_PWRSEQ_EN
LVTMA_PWRSEQ_DISABLE_SYNCEN_
CONTROL_OF_TX_EN
LVTMA_PLL_ENABLE_PWRSEQ_MASK
Bits
0
1
Default
0x0
0x0
2
0x0
LVTMA_PLL_RESET_PWRSEQ_MASK
3
0x0
LVTMA_PWRSEQ_TARGET_STATE
LVTMA_SYNCEN
LVTMA_SYNCEN_OVRD
4
8
9
0x0
0x0
0x0
LVTMA_SYNCEN_POL
10
0x0
LVTMA_DIGON
16
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-218
Description
0=Power Sequencer cannot override PLL enable
1=Power Sequencer can override PLL enable
0=Power Sequencer cannot override PLL reset
1=Power Sequencer can override PLL reset
0=Disable
1=Enable
0=Non-invert
1=Invert
© 2009 Advanced Micro Devices, Inc.
LVTMA Registers
LVTMA_DIGON_OVRD
17
0x0
LVTMA_DIGON_POL
18
0x0
LVTMA_BLON
LVTMA_BLON_OVRD
24
25
0x0
0x0
LVTMA_BLON_POL
26
0x0
0=Disable
1=Enable
0=Non-invert
1=Invert
0=Disable
1=Enable
0=Non-invert
1=Invert
LVTMA_PWRSEQ_STATE - RW - 32 bits -, GpuF0MMReg:0x7F84
Field Name
LVTMA_PWRSEQ_TARGET_STATE_R
(R)
LVTMA_PWRSEQ_DIGON (R)
Bits
0
Default
0x0
1
0x0
LVTMA_PWRSEQ_SYNCEN (R)
2
0x0
LVTMA_PWRSEQ_BLON (R)
3
0x0
LVTMA_PWRSEQ_DONE (R)
4
0x0
LVTMA_PWRSEQ_STATE (R)
11:8
0x0
Description
0=Power down
1=Power up
0=Off
1=On
0=Off
1=On
0=Off
1=On
0=Active
1=Done
0=DISABLED: D=0, B=0,
S=LVTMA_PWRSEQ_TARGET_STATE_R
1=POWERUP0: D=0 S=0 B=0
2=POWERUP1: D=1 S=0 B=0
3=POWERUP2: D=1 S=1 B=0
4=POWERUP_DONE: D=1 S=1 B=1
5=POWERDOWN0: D=1 S=1 B=1
6=POWERDOWN1: D=1 S=1 B=0
7=POWERDOWN2: D=1 S=0 B=0
8=POWERDOWN_DELAY: D=0 S=0 B=0 Ignore
powerup request
9=POWERDOWN_DONE: D=0 S=0 B=0
LVTMA_BL_MOD_CNTL - RW - 32 bits -, GpuF0MMReg:0x7F94
Field Name
LVTMA_BL_MOD_EN
Bits
0
Default
0x0
LVTMA_BL_MOD_LEVEL
LVTMA_BL_MOD_RES
15:8
23:16
0x0
0xff
© 2009 Advanced Micro Devices, Inc.
Description
0=Disable LCD backlight modulation
1=Enable LCD backlight modulation
43451 780G Register Reference Guide (Pub) Rev 1.01
2-219
LVTMA Registers
LVTMA_TRANSMITTER_ENABLE - RW - 32 bits -, GpuF0MMReg:0x7F04
Field Name
LVTMA_LNK0EN
Bits
0
Default
0x0
LVTMA_LNK1EN
1
0x0
LVTMA_LNK2EN
2
0x0
LVTMA_LNK3EN
3
0x0
LVTMA_LNK4EN
4
0x0
LVTMA_LNK5EN
5
0x0
LVTMA_LNK6EN
6
0x0
LVTMA_LNK7EN
7
0x0
LVTMA_LNK8EN
8
0x0
LVTMA_LNK9EN
9
0x0
LVTMA_LNKEN_HPD_MASK
16
0x0
Description
LVTMA link0 data channel 0 enable (ICH0EN)(set to 1
whenever LVTM is enabled)
LVTMA link0 data channel 1 enable (ICH1EN)(set to 1
whenever LVTM is enabled)
LVTMA link0 data channel 2 enable (ICH2EN)(set to 1
whenever LVTM is enabled)
LVTMA link0 data channel 3 enable (ICH3EN)(set to 1
whenever LVTM is enabled)
LVTMA link0 data channel 4 enable (ICH4EN)(set to 1
when LVTM is enabled and in 24bpp LVDS mode)
LVTMA link1 data channel 6 enable (ICH5EN)(set to 1
when LVTM is enabled and in dual-link mode)
LVTMA link1 data channel 7 enable (ICH6EN)(set to 1
when LVTM is enabled and in dual-link mode)
LVTMA link1 data channel 8 enable (ICH7EN)(set to 1
when LVTM is enabled and in dual-link mode)
LVTMA link1 data channel 5 enable (ICH8EN)(set to 1
when LVTM is enabled and in LVDS dual-link mode)
LVTMA link1 data channel 9 enable (ICH9EN)(set to 1
when LVTM is enabled and in 24bpp LVDS dual-link mode)
0=Disallow
1=Allow override of LVTMA_LNKxEN by HPD on
disconnect
0=Result from HPD circuit can not override
LVTMA_LNKxEN
1=Result from HPD circuit overrides LVTMA_LNKxEN on
disconnect
LVTMA_LOAD_DETECT - RW - 32 bits -, GpuF0MMReg:0x7F08
Field Name
LVTMA_LOAD_DETECT_ENABLE
Bits
0
Default
0x1
Description
0=Disable
1=Enable LVTMA macro load detect functionDrives
IMSEN macro inputNote: macro doesn't currently have
this function, but leave register or placeholder here for
future implementations
LVTMA_LOAD_DETECT (R)
4
0x0
From LVTMA macro load detect output
0=No load detected
1=Load detectedNote: macro doesn't currently have this
function, but leave register or placeholder here for
future implementations
RTL support for this feature is included although LVTM macro doesn't support it yet
43451 780G Register Reference Guide (Pub) Rev 1.01
2-220
© 2009 Advanced Micro Devices, Inc.
LVTMA Registers
LVTMA_MACRO_CONTROL - RW - 32 bits -, GpuF0MMReg:0x7F0C
Field Name
LVTMA_PLL_CP_GAIN
Bits
5:0
Default
0x3
LVTMA_PLL_VCO_GAIN
13:8
0x4
LVTMA_PLL_DUTY_CYCLE
19:16
0x2
LVTMA_PLL_LFCAP_ADJ
LVTMA_IPLT
LVTMA_ICOSEL
23:20
28:24
31
0x0
0x0
0x0
Description
LVTMA PLL charge-pump gain control. Go to IPPLCP(5:0)
pins of LVTMA macro.
LVTMA PLL VCO gain control. Go to IPPLVG(5:0) pins of
LVTMA macro.
LVTMA PLL duty cycle control. Go to IPPLDC(1:0) pins of
LVTMA macro.
Reserved pins for lvtm macro
PLL ICO select
LVTMA_TRANSMITTER_CONTROL - RW - 32 bits -, GpuF0MMReg:0x7F00
Field Name
LVTMA_PLL_ENABLE
Bits
0
Default
0x0
LVTMA_PLL_RESET
1
0x1
LVTMA_IDSCKSEL
4
0x1
LVTMA_BGSLEEP
5
0x0
LVTMA_IDCLK_SEL
6
0x0
LVTMA_TMCLK
LVTMA_TMCLK_FROM_PADS
8
13
0x0
0x0
LVTMA_TDCLK
LVTMA_TDCLK_FROM_PADS
14
15
0x0
0x0
LVTMA_BYPASS_PLL
28
0x1
LVTMA_USE_CLK_DATA
29
0x0
LVTMA_MODE
LVTMA_INPUT_TEST_CLK_SEL
30
31
0x0
0x0
© 2009 Advanced Micro Devices, Inc.
Description
LVTMA transmitter PLL enable.
0=LVTMA Transmitter PLL is disabled
1=LVTMA Transmitter PLL is enabled
LVTMA transmitter PLL reset. PLL will start the locking
acquisition process once this becomes low.
0=LVTM Transmitter uses pclk_lvtma (IPIXCLK)
1=LVTM Transmitter uses pclk_lvtma_direct (IDCLK)
LVTMA Bandgap macro disable. Set to 0 for normal
operation (hardware will enable the macro whenever
LVTMA is active), 1 to turn the bandgap macro off
regardless of LVTMA status.Note that LVTMA shares the
bandgap macro with DACB. For the shared macro either
DACB or LVTMA can turn the macro on. Set to 0 in LVDS
mode, 1 in TMDS mode.
0=Normal operation
1=Disable bandgap
0=Use single ended clock selection from
LVTMA_IDSCKSEL
1=Use differential post divider input from DPLL
(Only bit0 is used in LVTM macro) For macro debug only
0=Input to ITMCLK pins on macro come from
LVTMA_TMCLK field
1=Input to ITMCLK pins on macro come from pads
For macro debug only
0=Input to ITDCLK pin on macro comes from
LVTMA_TDCLK field
1=Input to ITDCLK pin on macro comes from pads
Controls ICHCSEL1 pin on LVTM macro
0=Coherent mode: transmitted clock is PLL output
1=Incoherent mode: transmitted clock is PLL input
Controls ICHCSEL2 pin on LVTM macro. Use to determine
whether clock comes from PLL output or serialized
LVTMA_CLK_PATTERN. See macro spec for
recommended settings in TMDS and LVDS modes
0=Use serialized data (LVTMA_CLK_PATTERN) as clock
1=Use clock selected by LVTMA_BYPASS_PLL
(ICHCSEL1)
Controls ITCLKSEL pin on LVTM macro
43451 780G Register Reference Guide (Pub) Rev 1.01
2-221
LVTMA Registers
LVTMA_REG_TEST_OUTPUT - RW - 32 bits -, GpuF0MMReg:0x7F10
Field Name
LVTMA_REG_TEST_OUTPUT (R)
LVTMA_OTEST (R)
LVTMA_TEST_CNTL
Bits
9:0
13:12
21:16
Default
0x0
0x0
0x0
Description
From LVTMA macro OTDAT(9:0) outputs
From LVTMA macro OTEST(1:0) outputs
Drives LVTMA macro ITEST(5:0) control bits (for debug
only)
LVTMA_TRANSMITTER_DEBUG - RW - 32 bits -, GpuF0MMReg:0x7F14
Field Name
LVTMA_PLL_DEBUG
Bits
7:0
Default
0x0
LVTMA_TX_DEBUG
11:8
0x0
Reserved for debugging purposes
Description
Drives ITPL pins on LVTMA macro (This functionality does
not exist - pins are unconnected)
Drives ITX pins on LVTMA macro (This functionality does
not exist - pins are unconnected)
LVTMA_TRANSMITTER_ADJUST - RW - 32 bits -, GpuF0MMReg:0x7F18
Field Name
Bits
Default
LVTMA_TXOP
4:0
0x0
LVTMA_NTXVS
13:8
0x0
LVTMA_PTXVS
20:16
0x0
LVTMA_PTXSR
23:21
0x0
LVTMA_TXT
28:24
0x0
LVTMA_PUDSEL
30
0x0
LVTMA_REFSEL
31
0x0
LVTM macro transmitter adjustment control in split mode
Description
Transmitter opam adjustment
Bias ccurrent control for output driver for n current source
Bias ccurrent control for output driver for p current source
Reserved for transmitter
Output driver pull-down selection
Current source selft bias selection
LVTMA_PREEMPHASIS_CONTROL - RW - 32 bits -, GpuF0MMReg:0x7F1C
Field Name
LVTMA_PREMPHEN
LVTMA_PREMCHSEL
LVTMA_PREMPH_DV
LVTMA_PREMPH_DT
LVTMA_NTXSPREM
LVTMA_PREMPHEN_SEL
LVTM macro pre-emphasis control
Bits
0
2
7:4
15:12
24:20
30:28
Default
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-222
Description
Pre-emphasi enable
Pre-emphasi clock channel selection
Pre-emphasi pulse height control
Pre-emphasi pulse width control
Pre-emphasi n-bias control
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
2.12
Northbridge Memory Controller Indirect Registers
MC_SYSTEM_STATUS - RW - 32 bits - NBMCIND:0x0
Field Name
MC_SYSTEM_IDLE (R)
Bits
0
Default
0x0
MC_SEQUENCER_IDLE (R)
1
0x0
MC_ARBITER_IDLE (R)
2
0x0
3
15:4
16
0x0
0x0
0x0
MCA_IDLE (R)
17
0x0
MCA_SEQ_IDLE (R)
18
0x0
MCA_ARB_IDLE (R)
19
0x0
31:20
0x0
MC_SELECT_PM (R)
MC_STATUS_15_4 (R)
MCA_INIT_EXECUTED (R)
MC_STATUS_31_20 (R)
Memory controller system status
© 2009 Advanced Micro Devices, Inc.
Description
Indicates that there are no pending or in-process memory
requests. This includes all pending or in-process requests
to system memory.
0=Not Idle
1=Idle
Indicates that there are no pending or in-process frame
buffer requests. This does not include status on pending or
in-process requests to system memory.
0=Not Idle
1=Idle
Indicates that there are no pending or in-process frame
buffer requests. This does not include status on pending or
in-process requests to system memory.
0=Not Idle
1=Idle
Memory power management selection read back
Channel A SDRAM Init in Process
Indicates that the last MCA_INIT_EXECUTE operation has
completed for the A channel. Note: Do not inititiate a new
MCA_INIT_EXECUTE operation until 'Ready' is indicated.
0=SDRAM Init in Process
1=Ready
Channel A memory controller idle.
0=Not idle (busy)
1=Idle (not busy)
Channel A memory controller sequencer idle
0=Not idle (busy)
1=Idle (not busy)
Channel A memory controller arbiter idle
0=Not idle (busy)
1=Idle (not busy)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-223
Northbridge Memory Controller Indirect Registers
MC_GENERAL_PURPOSE - RW - 32 bits - NBMCIND:0x1
Field Name
MC_STARTUP
Bits
0
Default
0x0
MC_RESTART
1
0x0
MC_POWERED_UP
2
0x0
MC_POWERED_UP2
3
0x0
MC_PWRDN_MODE
5:4
0x0
MC_POWER_DOWN
6
0x0
MC_GFX_PWRDN_ENABLE
MC_SUSPEND_DISABLE
7
8
0x0
0x0
MC_SUSPEND_TRISTATE
9
0x1
MC_SUSPEND_CLEAN_MC
10
0x0
MC_SUSPEND_DYNAMIC
11
0x0
15:12
0x8
MC_TEST_OUT
16
0x0
MC_DVO_OUT
17
0x0
MC_VMODE
18
0x1
MC_SUSPEND_DO_NOT
19
0x0
MC_SUSPEND_DELAY
43451 780G Register Reference Guide (Pub) Rev 1.01
2-224
Description
Setting this bit forces the MC's SDRAM mode state
machine from the initial power-on state into the 'operating'
state. This bit needs to be set after initial power up, before
the system memory can be accessed.
Setting this bit forces the MC's SDRAM mode state
machine from the initial power-on state into the 'parked'
state. This bit needs to be set after initial power up if the
SDRAM is in self-refresh mode after a 'suspend-to-RAM'
operation. After the mode state machine has reached the
'parked' state, the memory will be taken out of 'self-refresh'
as soon as the hardware signal DC_STOP has been
deasserted and the state machine will transition into the
'operating' state.
All clocks ready. This bit must be set on power up after
initializing all clocks in order to procede with MC
initialization. When 0, force CKE low, and tristate all other
signals.
All clocks ready. This bit must be set after power up, on self
refresh exit, after initializing all clocks in order to procede
with MC initialization. When 0, force CKE low, and tristate
all other signals.
Selects the source for the power down event
0=DC_STOP/SUSTAT
1=CPU Special Cycle (AMD)
2=Both
3=None
Setting this bit forces the MC's SDRAM mode state
machine from the 'operating' state into the 'parked' state.
The parking sequence takes a certain time and the
processor needs to monitor the state machine to make sure
that the 'parked' state has been reached before the power
to the NB core is removed.
Enables power down for external graphics
Disables suspend
0=Suspend enabled
1=Suspend disabled
Enables tristate in suspend
0=Do not tristate in suspend
1=Tristate in suspend
When going to suspend, clean MC (no stuck requests in
MC)
Dynamic self refresh when the CPU is in S3 and the display
is in shutter mode
Delay to enter self refresh when the CPU is in S3 and the
display is in shutter mode (x4 clocks)
Test clocks out on MC
0=Nominal
1=Test
DVO out on MC
0 = Nominal
1 = DVO
Memory interface receiver voltage
0=Interface voltage
1=Transfer voltage
Disables suspend self refresh
0=Suspend self refresh
1=Suspend do not self refresh
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MC_TCLKS
23:20
0x1
MC_TDLLR
MC_TDLLL
Memory controller general purpose register
27:24
31:28
0x8
0x8
Memory clock settling time. Memory spec. Register x16
clocks
DLL reset pulse. 1us. Register x64 clocks
DLL lock time. 500 clock. Register x64 clocks
MC_GENERAL_PURPOSE_2 - RW - 32 bits - NBMCIND:0x2
Field Name
RESERVED0
OPTIMIZE_ZERO_BE_SP
MEM_SUS_STAT_EN
MEM_D3_RBS_IDLE
MEM_D3_MCB_IDLE
RESERVED13
REG_RD_DELAY
STUTTER_IGNORE_C3
MCLK_SRC_USE_MPLL
RESERVED21
DBL_FLOP_EN
DEBUGBUS_CYCLE_EN
MC_INIT_COMPLETE
Bits
8:0
9
10
Default
0x0
0x1
0x0
11
12
15:13
18:16
19
20
28:21
29
30
0x0
0x0
0x0
0x3
0x0
0x0
0x0
0x0
0x0
31
0x0
Memory controller general purpose register
Description
Drop zero-byte writes in sideport if set
When TVCLKIN is used as SUS_STATb signal this bit must
be set to 1; otherwise, this bit is set to 0
Enables to cycle all available debug bus signals every 16
clocks
0=Disable
1=Enable
As long as this bit is '0', the MC will not accept requests
from the clients. This is used primarily to block requests
when the MC might mishandle them, such as when the FB
or AGP apertures are undefined or unstable.
0=Register Initialization Not Complete
1=Register Initialization Complete
MC_GENERAL_PURPOSE_3 - RW - 32 bits - NBMCIND:0x3
Field Name
RESERVED
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-225
Northbridge Memory Controller Indirect Registers
MC_IMP_CTRL_CNTL - RW - 32 bits - NBMCIND:0x4
Field Name
MC_IC_UPDATE_RATE
Bits
4:0
Default
0x18
RESERVED5
MC_IC_SAMPLE_RATE
7:5
12:8
0x0
0x10
RESERVED13
MC_IC_SAMPLE_SETTLE
15:13
19:16
0x0
0x8
MC_IC_INC_THRESHOLD
23:20
0x8
MC_IC_DEC_THRESHOLD
27:24
0x8
MC_IC_OSC
28
0x0
MC_IC_SUSPEND
29
0x0
RESERVED30
MC_IC_ENABLE
30
31
0x0
0x0
Memory controller impedance controller setting
Description
Update rate MCLK*2**n
0x0=Minimum
0x1F=Maximum
Sample rate MCLK*2**n
0x0=Minimum
0x1F=Maximum
Sample settle MCLK*2**n
0x0=Minimum
0xF=Maximum
Number of over samples to increase strength
0x0=0
0xF=15
Number of under samples to decrease strength
0x0=0
0xF=15
Impedance controller oscillation mode
0=Stay at higher strength when oscillate
1=Oscillate when oscillate
Impedance controller on/off in self refresh
0=Impedance controller on in self refresh
1=Impedance controller off in self refresh
Impedance controller enable
0=Off
1=On
MC_IMP_CTRL_REF - RW - 32 bits - NBMCIND:0x5
Field Name
MC_STRENGTH_N_REF
Bits
3:0
Default
0xb
MC_STRENGTH_P_REF
7:4
0xb
MC_STR_READ_BACK_N_REF (R)
11:8
0x0
MC_STR_READ_BACK_P_REF (R)
15:12
0x0
MC_IC_N_LOCKED (R)
16
0x0
MC_IC_P_LOCKED (R)
17
0x0
MC_IC_N_OSCILLATION (R)
18
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-226
Description
Reference N strength
0x0=Weakest
0xF=Strongest
Reference P strength
0x0=Weakest
0xF=Strongest
Reference N strength read back
0x0=Weakest
0xF=Strongest
Reference P strength read back
0x0=Weakest
0xF=Strongest
Impedance controller N strength locked read back
0x0=Not locked
0x1=Locked
Impedance controller P strength locked read back
0x0=Not locked
0x1=Locked
Impedance controller N strength oscillation read back
0x0=No oscillation
0x1=Oscillation
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MC_IC_P_OSCILLATION (R)
19
0x0
Impedance controller P strength oscillation read back
0x0=No oscillation
0x1=Oscillation
RESERVED20
31:20
0x0
Memory controller impedance controller reference strength and read back
MC_MPLL_CONTROL - RW - 32 bits - NBMCIND:0x6
Field Name
MPLL_CAL_TRIGGER
Bits
0
Default
0x0
Description
Memory PLL calibration trigger. Set from 0 to 1 to start
calibration
MPLL_LOCKED (R)
1
0x0
Memory PLL locking read back status.
0=No lock
1=PLL lock
MPLL_SKEW1X_CORE
4:2
0x0
Not used
MPLL_SKEW2
7:5
0x0
2X output clock (O2X) skew control
MPLL_SKEW1
10:8
0x0
1X output clock (O1X) skew control
MPLL_SKEW_DLY
14:11
0x0
Not used
MPLL_DLL_CLEN
15
0x0
Not used
MPLL_DLL_PWDN
16
0x0
Core-clock tree cancellation DLL power-down
MPLL_SKEW_TREE
19:17
0x0
Not used
MPLL_VCOREF
23:20
0x0
VCO input reference voltage setting
MPLL_CALREF
27:24
0x0
2nd VCO input reference voltage setting
MPLL_BYPASS
28
0x0
Bypass mode enable for test clocks
0=Disable
1=Enable
MPLL_POWERDOWN_DLY
30:29
0x0
Not used
0=1 ms
1=2 ms
2=4 ms
3=8 ms
MPLL_POWERDOWN
31
0x0
Power-down Enable.
0=Normal operation
1=Power down
This register controls the Memory PLL. The divider fields will assume default values based on power-on-strap options. To
change the frequency, this register can be written by the CPU.
MC_MPLL_CONTROL2 - RW - 32 bits - NBMCIND:0x7
Field Name
MPLL_FBDIV
Bits
8:0
MPLL_REFDIV
13:9
MPLL_POSTDIV
15:14
MPLL_CP
19:16
MPLL_VCO_MODE
21:20
RESERVED
23:22
MPLL_DLL_FRE_SEL
27:24
MPLL_LF_MODE
31:28
This register controls the memory PLL frequency.
© 2009 Advanced Micro Devices, Inc.
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
Comprises 3-bit CMOS divider followed by 6-bit CMOS
divider. Bits [2:0] control the 3-bit CMOS divider, and bits
[8:3] control the 6-bit CMOS divider.
Reference clock input divider ratio from 1 to 32.
Divide by 1/2/3/4 post divider ratio.
Charge-pump current setting.
VCO mode setting
Not used
Loop filter mode setting.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-227
Northbridge Memory Controller Indirect Registers
MC_MPLL_CONTROL3 - RW - 32 bits - NBMCIND:0x8
Field Name
MPLL_REF_DELAY
MPLL_VCO_DELAY
MPLL_CTL
Bits
1:0
3:2
8:4
Default
0x0
0x0
0x0
9
10
0x1
0x0
MPLL_PLLBIAS
12:11
0x1
MPLL_SPARE
17:13
0x0
MPLL_SCLBIAS
MPLL_DLLBIAS
MPLL_REFSEL
MPLL_SPARE0
MPLL_MODE (R)
This register controls the memory PLL.
20:18
22:21
23
27:24
31:28
0x0
0x0
0x0
0x0
0x0
MPLL_IOBUFSEL
MPLL_REFCLK_SEL
Description
Not used
Not used
Misc. PLL programming bits. IPLL_CTL[4] enables
calibration override. When IPLL_CTL[4] = 0, the four
calibration bits are set by the calibration loop. When
IPLL_CTL[4]=1, the four bits are set through IPLL_CTL[3:0]
Not used
Reference clock input select.
0 chooses IREF_1X
1 chooses ITCLK_1X
Bias current trim. IBIAS[1:0]
00 = -8%
01 = 0%
10 = +12%
11 = +25%
Bits [4:0]=Spare pins reserved for PLL.
Bits [7:5]=Programmable current control for SCL for PLL
000 = -20%
001 = -10%
010 = 0% (default)
011 = 10%
100 = 20%
101 = 30%
110 = 40%
111 = 50%
Bits [9:8]=Programmable current control for SCL for DLL
00 = 0% (default)
01 = 10%
10 = 20%
11 = 30%
VCO operating mode status flags
MC_MPLL_FREQ_CONTROL - RW - 32 bits - NBMCIND:0x9
Field Name
MPLL_PM_EN
MPLL_FREQ_SEL
Bits
0
1
Default
0x0
0x0
DISP_BLANK_CNTL
3:2
0x2
DISP_BLANK_VAL
MEM_SELF_REFRESH_ONLY
4
5
0x0
0x0
PM_SWITCHMCLK_BUSY (R)
6
0x0
7
11:8
13:12
0x0
0x0
0x0
PM_FREQ_CNTL_RESET
PM_MPLL_CP
PM_MPLL_VCO_MODE
43451 780G Register Reference Guide (Pub) Rev 1.01
2-228
Description
Dynamic MCLK switch enable
0=Use normal MPLL registers to set memory frequency
1=Use PM MPLL registers to set memory frequency
0=No blanking during frequency switch
1=Blank assertion only
2=Blank assertion and deassertion
3=Register control blank
Register control blank value
0=Self refresh is followed by frequency switching
1=Self refresh only
0=MCLK is stable
1=MCLK switching is in progress
Reset dynamic MCLK state machine
PM mode Charge-pump current setting
PM mode VCO mode setting
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
RESERVED14
PM_MPLL_LF_MODE
PM_MPLL_DLL_FRE_SEL
RESERVED24
MPLL_SLOWMCLK
15:14
19:16
23:20
27:24
28
0x0
0x0
0x0
0x0
0x0
PM_MPLL_SLOWMCLK
29
0x0
DLL_CORE_TEST_CLK
RESERVED31
30
31
0x0
0x0
PM mode Loop filter mode setting.
Not used
0=MCLK is equal to or faster than CCLK in normal mode
1=MCLK is slower than CCLK in normal mode
0=MCLK is equal to or faster than CCLK in PM mode
1=MCLK is slower than CCLK in PM mode
Bring it out on channel B CKE 3
MC_MPLL_SEQ_CONTROL - RW - 32 bits - NBMCIND:0xA
Field Name
MPLL_RESET_PULSE_WIDTH
MDLL_RESET_PULSE_WIDTH
MPLL_CAL_S_TIME
Bits
3:0
7:4
11:8
Default
0x1
0x1
0x4
MPLL_CAL_H_TIME
15:12
0x5
MPLL_LOCK_TIME
MDLL_LOCK_TIME
23:16
31:24
0x50
0x50
Description
Not used
Not used
VCO calibration setup time = MPLL_CAL_S_TIME * 512 *
10 ns
VCO calibration hold time = MPLL_CAL_H_TIME * 4 * 10
ns
MPLL lock time = MPLL_LOCK_TIME * 256 * 10 ns
MDLL lock time = MDLL_LOCK_TIME * 256 * 10 ns
MC_MPLL_DIV_CONTROL - RW - 32 bits - NBMCIND:0xB
Field Name
PM_MPLL_FBDIV
PM_MPLL_REFDIV
PM_MPLL_POSTDIV
MPLL_DLL_CPP
Bits
8:0
13:9
15:14
17:16
Default
0x0
0x0
0x0
0x0
MPLL_DLL_CPN
19:18
0x0
20
0x1
31:21
0x0
MPLL_DLL_CPCAL_SEL
RESERVED
© 2009 Advanced Micro Devices, Inc.
Description
PM mode feedback divider
PM mode reference divider
PM mode post divider
Control charge pump source current
0=Off
1=On
Control charge pump sink current
0=Off
1=On
Selects the calibration or the manual setting for the charge
pump current mirror
0=Select manual setting
1=Select calibration setting
Bits [1:0]=Memory DLL reference clock skew control
Bits [3:2]=Memory DLL feedback clock skew control
Bit [4]:
1=Enable pre-clock tree PLL clock on MEM DQ14 pad
Bit [5]:
1=Enable post-clock tree PLL clock on MEM DQ15 pad
43451 780G Register Reference Guide (Pub) Rev 1.01
2-229
Northbridge Memory Controller Indirect Registers
MC_MCLK_CONTROL - RW - 32 bits - NBMCIND:0xC
Field Name
CLKGATE_DIS_MCLK_SEQ
Bits
0
Default
0x1
CLKGATE_DIS_SCLK_BARB
CLKGATE_DIS_SCLK_DARB
1
2
0x1
0x1
CLKGATE_DIS_LCLK
CLKGATE_DIS_MCLK_IO
RESERVED5
DELAY_SET_MCLK
3
4
23:5
28:24
0x1
0x1
0x0
0xf
RESERVED29
31:29
0x0
Description
Disables clock gating for MCLK going to seq, arb_seq_buf,
mc_seq_dissect, rbs_seq, mc_rddata_capture
Disables clock gating for SCLK going to mcb_arb, rbs_htiu
Disables clock gating for SCLK going to mcd_arb, rbs_seq,
arb_seq_buf, srbm_intfc, cfg_intfc
Disables clock gating for LCLK going to mcb_arb, rbs_htiu
Disables clock gating for MCLK going to io
Extends the delay timer for MCLK1X branches from 0 to 32
clocks
NB_MEM_CH_CNTL0 - RW - 32 bits - NBMCIND:0xD
Field Name
INTERLEAVE_MODE
Bits
1:0
Default
0x0
PRIMARY_CHANNEL
2
0x1
NUMBER_CHANNEL
3
0x0
BANK_2_MAP
7:4
0x6
BANK_0_MAP
15:12
0x4
BANK_1_MAP
19:16
0x5
INTERLEAVE_START
31:20
0x0
Description
This field defines the interleave mode between memory
channels. In 'Coarse interleaved' mode the primary
channel, which is SP, occupies the lower part of system
memory address space. In 'Interleaved' mode memory
access alternates between both channels (every 128 bytes
or 256 bytes).
0=Single Channel
1=Fine Interleaved
2=Reserved
3=Coarse Interleaved
The primary channel will be SP always under dual-channel
configuration. The only case that UMA would be the primary
channel is under the UMA-only configuration. The memory
controller uses that information to properly interleave
accesses between channels.
0=Channel A
1=Channel B
This specifies single/dual memory channel mode
0=One channel
1=Two channels
Memory bank bit 2 mapping, address bits [20:7] can be
used, for values being 0 to 13. The default value is 6,
meaning address bit [13] is used as bank[0]
Memory bank bit 0 mapping, address bits [20:7] can be
used, for values being 0 to 13. The default value is 4,
meaning address bit [11] is used as bank[0]
Memory bank bit 1 mapping, address bits [20:7] can be
used, for values being 0 to 13. The default value is 5,
meaning address bit 12 is used as bank[1]
The address space below Interleave-Start will be mapped
to the Primary-Channel and will be treated as if operating in
single channel mode.
Memory Control channel register0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-230
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
NB_MEM_CH_CNTL1 - RW - 32 bits - NBMCIND:0xE
Field Name
INTERLEAVE_END
Bits
11:0
Default
0x0
INTERLEAVE_RATIO
27:12
0xaaaa
Memory Control channel register1
Description
The address space above Interleave-End will be mapped to
the Secondary-Channel, which is UMA, and will be treated
as if operating in single channel mode.
This 16-bit register defines the ratio of arbitration between
SP and UMA. 0 means that SP will win the arbitration and 1
means that UMA will win the arbitration. For example, the
value 1111111111100000 will have SP being selected for 5
consecutive times and UMA being selected for the rest of
the 11 times.
NB_MEM_CH_CNTL2 - RW - 32 bits - NBMCIND:0xF
Field Name
K8_INTERLEAVE_SIZE
Bits
7:0
Default
0x0
Memory Control channel register2
Description
Specifies the interleave size of FB on the UMA side. The
unit is 1Mbyte.
MC_FB_LOCATION - RW - 32 bits - NBMCIND:0x10
Field Name
MC_FB_START
Bits
15:0
Default
0x0
Description
Start of local frame buffer section in the internal address
space. Note: Bits [7:0] of this field are hardwired to 0.
MC_FB_TOP
31:16
0xff
Top of local frame buffer section in the internal address
space. Note: Bits [7:0] of this field are hardwired to 1.
This register defines the base address and the top of memory of the reserved memory area that is allocated to the frame buffer
K8_FB_LOCATION - RW - 32 bits - NBMCIND:0x11
Field Name
K8_FB_START
Bits
31:0
Start of frame buffer in shared K8 system memory
© 2009 Advanced Micro Devices, Inc.
Default
0x0
Description
Indicates the start of the frame buffer in the K8's system
memory. The frame buffer in system memory is not allowed
to span across 4G boundaries. Note: Bits [4:0] of this field
are hardwired to 0.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-231
Northbridge Memory Controller Indirect Registers
MC_MISC_UMA_CNTL - RW - 32 bits - NBMCIND:0x12
Field Name
K8_40BIT_ADDR_EXTENSION
Bits
7:0
Default
0x0
BANKGROUP_SEL
14:8
0x0
CNTL_SPARE
SIDE_PORT_PRESENT_W (W)
30:15
31
0x0
0x0
SIDE_PORT_PRESENT_R (R)
31
0x0
Description
Upper fixed 8-bits of the 40-bit K8 address space. All
address directed at the K8 frame buffer memory will be
prefixed with this value
Register to select whether to use bank, rank, or channel bits
to form bank group in UMA arb.
Bits [1:0] controls new_bank[0]
2'b00=old_bank[0]
2'b01=rank[0]
2'b10=rank[1]
2'b11=channel
Bits [3:2] controls new_bank[1]
2'b00=old_bank[1]
2'b01=rank[0]
2'b10=rank[1]
2'b11=channel
Bits [5:4] controls new_bank[2]
2'b00=old_bank[2]
2'b01=rank[0]
2'b10=rank[1]
2'b11=channel
Bit [6] controls whether to match the channel in determining
the page match in the tail manager
0=Sideport not present
1=Sideport present
0=Sideport not present
1=Sideport present
MC_UMA_ADDRESS_SWIZZLE_0 - RW - 32 bits - NBMCIND:0x13
Field Name
A6_MAP
Bits
3:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-232
Description
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
A7_MAP
7:4
0x0
A8_MAP
11:8
0x0
A9_MAP
15:12
0x0
© 2009 Advanced Micro Devices, Inc.
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
43451 780G Register Reference Guide (Pub) Rev 1.01
2-233
Northbridge Memory Controller Indirect Registers
A10_MAP
19:16
0x0
A11_MAP
23:20
0x0
A12_MAP
27:24
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-234
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
A13_MAP
31:28
0x0
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
MC_UMA_ADDRESS_SWIZZLE_1 - RW - 32 bits - NBMCIND:0x14
A14_MAP
Field Name
A15_MAP
© 2009 Advanced Micro Devices, Inc.
Bits
3:0
Default
0x0
7:4
0x0
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-235
Northbridge Memory Controller Indirect Registers
A16_MAP
11:8
0x0
A17_MAP
15:12
0x0
A18_MAP
19:16
0x0
SPARE_ADDRESS
31:20
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-236
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
0=No swap
1=A6
2=A7
3=A8
4=A9
5=A10
6=A11
7=A12
8=A13
9=A14
10=A15
11=A16
12=A17
13=A18
14=Reserved
15=Reserved
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MC_CREDITS_CONTROL - RW - 32 bits - NBMCIND:0x15
Field Name
RBS_SEQ_XB_CREDITS_LCL
RBS_SEQ_XB_CREDITS_RB
RBS_HTIU_XB_CREDITS_LCL
RBS_HTIU_XB_CREDITS_RB
VM_ISOC_DISP_CREDITS
VM_ISOC_GENERIC_CREDITS
ISOC_HTIU_CREDITS
Control for credit/debit interfaces
Bits
3:0
7:4
11:8
15:12
19:16
23:20
27:24
Default
0x8
0x8
0x8
0x8
0xc
0xc
0x8
Description
Number of credits for rbs_seq to xb(local) interface
Number of credits for rbs_seq to xb(remote) interface
Number of credits for rbs_htiu to xb(local) interface
Number of credits for rbs_htiu to xb(remote) interface
MC_ISOC_CONTROL - RW - 32 bits - NBMCIND:0x16
Field Name
REG_NON_SNOOP_TO_UMA
REG_DMIF_TO_ISOC
Bits
0
1
Default
0x1
0x1
REG_DRMDMA_TO_ISOC
2
0x0
REG_CB_TO_ISOC
3
0x0
REG_DB_TO_ISOC
4
0x0
REG_SH_TO_ISOC
5
0x0
REG_CP_TO_ISOC
6
0x0
REG_VGT_TO_ISOC
7
0x0
REG_TC_TO_ISOC
8
0x0
REG_SMX_TO_ISOC
9
0x0
REG_MCIF_TO_ISOC
10
0x1
REG_HDP_TO_ISOC
11
0x0
REG_UMC_TO_ISOC
12
0x0
REG_VMC_TO_ISOC
13
0x1
REG_SEM_TO_ISOC
14
0x0
REG_UVD_TO_ISOC
15
0x0
REG_AVP_TO_ISOC
16
0x0
REG_MC_HTIU_ISOC_CREDITS
20:17
0x7
Control register for routing clients to isoc UMA request channel
© 2009 Advanced Micro Devices, Inc.
Description
Non-snoop GART requests go to HTIU/UMA instead of BIF
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
Routes requests from this client to isochronous UMA
request channel
43451 780G Register Reference Guide (Pub) Rev 1.01
2-237
Northbridge Memory Controller Indirect Registers
MC_ISOC_ARB_CNTL - RW - 32 bits - NBMCIND:0x17
Field Name
MCBR_BURST_COUNT
Bits
3:0
Default
0x4
DMIFR_PRI_ON_STALL
MCIFR_PRI_ON_STALL
UVDR_PRI_ON_STALL
VMCR_PRI_ON_STALL
MC_DISP0R_INIT_LAT
4
5
6
7
11:8
0x1
0x0
0x0
0x1
0x0
MC_MCBR_INIT_LAT
16:12
0x1
MC_MCDWR_INIT_LAT
20:17
0x0
SAME_PAGE_PRIO
GFXRD_BANK_LIMIT
USE_FIX_ORDER
24:21
29:25
30
0xf
0x8
0x1
31
0x1
USE_EFF_BASED
Misc controls for isoc arbiter
Description
When MCBR FIFO wins arbitration it ensures that it
generates a burst of MCBR_BURST_COUNT requests
Includes dmifr stall signal in priority generation
Includes mcifr stall signal in priority generation
Includes uvdr stall signal in priority generation
Includes vmcr stall signal in priority generation
Raises the service priority after VALUE * 16 MCLKs to
prevent staleness of DMIF client
Raises the service priority after VALUE * 8 MCLKs to
prevent staleness of VMC, UVD, and MCIF clients
Raises the service priority after VALUE * 16 MCLKs to
prevent staleness of MCDW clients
Masking VALUE * 4 clocks for bank access
0=Round robbin arbitration is used in isoc channel for
priority requests
1=Enable to use fix order arbitration in isoc channel for
priority requests
0=Round robbin arbitration is used in isoc channel for
priority requests
1=Enable to use effeciency based arbitration in isoc
channel for priority requests
MC_ISOC_ARB_CNTL2 - RW - 32 bits - NBMCIND:0x18
Field Name
DMIFR_PRI_THRESHOLD
Bits
7:0
Default
0xf
MCIFR_PRI_THRESHOLD
15:8
0xff
UVDR_PRI_THRESHOLD
23:16
0xff
VMCR_PRI_THRESHOLD
31:24
0x1
Misc controls for isoc arbiter
dmifr priority threshold
0x00=Always
0xff=Never
mcifr priority threshold
0x00=Always
0xff=Never
uvdr priority threshold
0x00=Always
0xff=Never
vmcr priority threshold
0x00=Always
0xff=Never
Description
MC_ISOC_BW_LIM_WINDOW - RW - 32 bits - NBMCIND:0x19
Field Name
ISOC_BW_LIM_WINDOW
Isoc bandwidth limiter window setting
Bits
31:0
Default
0x0
Description
Isoc bandwidth limiter window setting
MC_ISOC_BW_LIM_MAX - RW - 32 bits - NBMCIND:0x1A
43451 780G Register Reference Guide (Pub) Rev 1.01
2-238
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
Field Name
ISOC_BW_LIM_MAX
Isoc bandwidth limiter maximum setting
Bits
31:0
Default
0x0
Description
Isoc bandwidth limiter window setting
MC_ISOC_BW_LIM_CNTL - RW - 32 bits - NBMCIND:0x1B
Field Name
ISOC_BW_LIM_DISP_IDLE_TIMER
ISOC_BW_LIM_GLB_EN
ISOC_BW_LIM_DISP_TIMER_EN
ISOC_BW_LIM_CLK_EVENT_EN
ISOC_BW_LIM_TX_EVENT_EN
ISOC_BW_LIM_VF_EVENT_EN
ISOC_BW_LIM_UVD_EVENT_EN
ISOC_BW_LIM_DMIF_EVENT_EN
ISOC_BW_LIM_THROT_EN
Isoc bandwidth limiter control register
Bits
15:0
16
17
18
19
20
21
22
23
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
MC_LATENCY_COUNT_CNTL - RW - 32 bits - NBMCIND:0x1C
Field Name
MCB_CLIENT_SEL
Bits
3:0
Default
0x0
MCD_CLIENT_SEL
7:4
0x0
Description
Selects which clients to measure latency
4'b0000=DMIF
4'b0001=MCIF
4'b0010=HDP
4'b0011=Reserved
4'b0100=UMC
4'b0101=VMC
4'b0110=SEM
4'b0111=UVD
4'b1000=Reserved
4'b1001=AVP
4'b1010-4'b1111=Reserved
Selects which clients to measure latency
4'b0000=DRMDMA
4'b0001=CB0
4'b0010=DB0
4'b0011=SH
4'b0100=CP
4'b0101=Reserved
4'b0110=VGT
4'b0111=TC0
4'b1000=SMX
4'b1001-4'b1111=Reserved
RESERVED
30:8
0x0
LATENCY_COUNT_EN
31
0x0
Controls for latency counter (average latency is measured in performance counter events
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-239
Northbridge Memory Controller Indirect Registers
MCB_LATENCY_COUNT_EVENT_SP - R - 32 bits - NBMCIND:0x1D
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max sideport latency readback from latency counter for clients in mcb tile
MCB_LATENCY_COUNT_EVENT_BIF - R - 32 bits - NBMCIND:0x1E
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max BIF path latency readback from latency counter for clients in mcb tile
MCB_LATENCY_COUNT_EVENT_UMA - R - 32 bits - NBMCIND:0x1F
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max UMA path latency readback from latency counter for clients in mcb tile
MCD_LATENCY_COUNT_EVENT_SP - R - 32 bits - NBMCIND:0x20
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max sideport latency readback from latency counter for clients in mcb tile
MCD_LATENCY_COUNT_EVENT_BIF - R - 32 bits - NBMCIND:0x21
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max BIF path latency readback from latency counter for clients in mcb tile
43451 780G Register Reference Guide (Pub) Rev 1.01
2-240
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCD_LATENCY_COUNT_EVENT_UMA - R - 32 bits - NBMCIND:0x22
Field Name
MIN_LATENCY
Bits
15:0
Default
0x0
Description
Minimum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
MAX_LATENCY
31:16
0x0
Maximum latency during the period of enabling sclk
performance counter events 0x84 and 0x85
Min/Max UMA path latency readback from latency counter for clients in mcb tile
MC_HTIU_GFX_RD_URGENT_CONTROL - RW - 32 bits - NBMCIND:0x23
Field Name
MC_HTIU_GFX_RD_URGENT_CONTRO
L
Bits
31:0
Default
0x11111
111
Description
Bits [7:0]=MC-HTIU read urgent threshold
0x00=Always urgent
0xFF=Never urgent)
Bits [26:20]=Maximum dmif isoc reads allowed between citf
and htiu isoc
0xEF=No limit
Bit [28]=Force dmifr_isoc_inpipe signal
Bit [29]=Force mcifr_isoc_inpipe signal
Bit [30]=Force uvdr_isoc_inpipe signal
Bit [31]=Force vmcr_isoc_inpipe signal
MC_HTIU_GFX_WR_URGENT_CONTROL - RW - 32 bits - NBMCIND:0x24
Field Name
MC_HTIU_GFX_WR_URGENT_CONTR
OL
Bits
31:0
Default
0x10
Description
Bits [7:0]=MC-HTIU write urgent threshold
0x00=Always urgent
0xFF=Never urgent
MC_HTIU_ISOC_URGENT_CONTROL - RW - 32 bits - NBMCIND:0x25
Field Name
MC_HTIU_ISOC_URGENT_CONTROL
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x10
Description
Bit [0]=dmifr urgent on stall
Bits [7:1]=dmifr urgency threshold
Bit [8]=mcifr urgent on stall
Bits [15:9]=mcifr urgency threshold
Bit [16]=uvdr urgent on stall
Bits [23:17]=uvdr urgency threshold
Bit [24]=vmcr urgent on stall
Bits [31:25]=vmcr urgency threshold
43451 780G Register Reference Guide (Pub) Rev 1.01
2-241
Northbridge Memory Controller Indirect Registers
HT_CLMC_I - RW - 32 bits - NBMCIND:0x29
Field Name
ACDCSel
RegLMM
RegLWup
RegLWdn
RegFreqAC
RegFreqDC
LMMSel
LWSel
FreqSel
MaxUpLW
MaxDnLW
McuLMM_TimerSel
Bits
0
4:1
7:5
10:8
14:11
18:15
20:19
22:21
24:23
27:25
30:28
31
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x1
0x0
0x1
0x1
0x0
Description
Selects AC/DC link frequency setting
Sets LMM (default is LMM0)
Sets upstream LW (default is 8-bit)
Sets downstream LW (default is 8-bit)
Sets AC link frequency (default is 200MHz)
Sets DC link frequency (default is 200MHz)
Selects LMM (default is LMM0)
Selects Up/Down LW (default is CfgLW)
Selects link frequency (default is CfgFreq)
Max allowable Up LW (default is 16-bit)
Max allowable Down LW (default is 16-bit)
Uses MCU LMM timers instead
HT_CLMC_II - RW - 32 bits - NBMCIND:0x2A
Field Name
MinUpLW
MinDnLW
ForceAssert
LdtStopBypassMode
LookAtInactiveRX
LookAtFBC
ForceAllowLdtStop
ForceCILRAfterCDLR
BWEstmMode
HT_CLMC_II_SPARE15
UpLWStutterEn
DnLWStutterEn
LegacyStutterEn
HtTwoBitEn
HtFourBitEn
UseProgMaxLW
BypassVblankWait
HT_CLMC_II_SPARE
Bits
2:0
5:3
6
8:7
9
10
11
12
14:13
15
16
17
18
19
20
21
22
31:23
Default
0x0
0x0
0x1
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x1
0x1
0x1
0x0
0x0
0x0
0x0
0x0
Description
Min allowable Up LW (default is 4-bit)
Min allowable Down LW (default is 4-bit)
Forces extra LDTSTOP assertion
Chooses conditions for full/bypass paths
Includes inactive RX lanes in CILR
Includes FBC status
Forces AllowLdtStop high
Forces CILR after CDLR
Estimation mode
Enables upstream stutter mode LW
Enables downstream stutter mode LW
Enables 'legacy' stutter mode to do disconnect
Considers 2-bit LW in BW estimation
Considers 4-bit LW in BW estimation
Controls use of programmable max LW limit
Controls the wait on Vblank during frequency updates
HT_ARB_I - RW - 32 bits - NBMCIND:0x2B
Field Name
MaskedWriteCredits
MaxGFXReadRequests
IOCTimeoutThreshold
IOCTimeoutBurst
Bits
3:0
11:4
19:12
23:20
Default
0x0
0xff
0xf
0x1
TargetReservedIsocCredits
31:24
0x7
43451 780G Register Reference Guide (Pub) Rev 1.01
2-242
Description
Number of write credits to mask
Maximum number of outstanding GFX reads
IOC timeout value
Number of IOC requests to send before resetting the IOC
timeout counter
Number of reserved Isoc credits
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
HT_ARB_II - RW - 32 bits - NBMCIND:0x2C
Field Name
IsocReadBurstSize
NormalReadBurstSize
AnyReadBurstSize
WriteBurstSize
HT_ARB_II_SPARE
Bits
4:0
Default
0x8
9:5
14:10
19:15
31:20
0x8
0x8
0x8
0x0
Description
Targets the number of Isoc reads before switching to
non-Isoc reads
Burst size for normal reads
Burst size for any read
Burst size for writes
HT_FORCE_I - RW - 32 bits - NBMCIND:0x2D
Field Name
ForcePostedToIsoc
Bits
31:0
Default
0x0
Description
HT_FORCE_II - RW - 32 bits - NBMCIND:0x2E
Field Name
ForceNonPostedToIsoc
Bits
31:0
Default
0x0
Description
HT_FORCE_III - RW - 32 bits - NBMCIND:0x2F
Field Name
ForceNonZeroSeqID
Bits
31:0
Default
0x0
Description
CPU_DRAM0_CS0_BASE - RW - 32 bits - NBMCIND:0x30
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x1
13:5
28:19
0x0
0x0
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS1_BASE - RW - 32 bits - NBMCIND:0x31
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
© 2009 Advanced Micro Devices, Inc.
Bits
0
Default
0x1
13:5
28:19
0x0
0x40
Description
0=Chip-Select not enabled
1=Chip-Select enabled
43451 780G Register Reference Guide (Pub) Rev 1.01
2-243
Northbridge Memory Controller Indirect Registers
CPU_DRAM0_CS2_BASE - RW - 32 bits - NBMCIND:0x32
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS3_BASE - RW - 32 bits - NBMCIND:0x33
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS4_BASE - RW - 32 bits - NBMCIND:0x34
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS5_BASE - RW - 32 bits - NBMCIND:0x35
Field Name
CSEnable
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS6_BASE - RW - 32 bits - NBMCIND:0x36
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS7_BASE - RW - 32 bits - NBMCIND:0x37
43451 780G Register Reference Guide (Pub) Rev 1.01
2-244
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
Field Name
CSEnable
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM0_CS01_MASK - RW - 32 bits - NBMCIND:0x38
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x1f
Description
CPU_DRAM0_CS23_MASK - RW - 32 bits - NBMCIND:0x39
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
CPU_DRAM0_CS45_MASK - RW - 32 bits - NBMCIND:0x3A
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
CPU_DRAM0_CS67_MASK - RW - 32 bits - NBMCIND:0x3B
Field Name
AddrMask21_13
AddrMask36_27
© 2009 Advanced Micro Devices, Inc.
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-245
Northbridge Memory Controller Indirect Registers
CPU_DRAM0_BANK_ADDR_MAPPING - RW - 32 bits - NBMCIND:0x3C
Field Name
Dimm0AddrMap
Bits
3:0
Default
0xb
Dimm1AddrMap
7:4
0xb
Dimm2AddrMap
11:8
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-246
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
Dimm3AddrMap
15:12
0x0
BankSwizzleMode
16
0x0
Ddr3Mode
17
0x0
BurstLength32
18
0x0
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=Don't remap DRAM device bank address bits
1=Remap DRAM device bank address bits
0=Non-DDR3
1=DDR3
0=64-byte mode
1=32-byte mode
CPU_DRAM1_CS0_BASE - RW - 32 bits - NBMCIND:0x3D
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x1
13:5
28:19
0x0
0x0
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS1_BASE - RW - 32 bits - NBMCIND:0x3E
Field Name
CSEnable
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x1
13:5
28:19
0x0
0x40
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS2_BASE - RW - 32 bits - NBMCIND:0x3F
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
© 2009 Advanced Micro Devices, Inc.
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
43451 780G Register Reference Guide (Pub) Rev 1.01
2-247
Northbridge Memory Controller Indirect Registers
CPU_DRAM1_CS3_BASE - RW - 32 bits - NBMCIND:0x40
Field Name
CSEnable
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS4_BASE - RW - 32 bits - NBMCIND:0x41
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS5_BASE - RW - 32 bits - NBMCIND:0x42
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS6_BASE - RW - 32 bits - NBMCIND:0x43
CSEnable
Field Name
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
Description
0=Chip-Select not enabled
1=Chip-Select enabled
CPU_DRAM1_CS7_BASE - RW - 32 bits - NBMCIND:0x44
Field Name
CSEnable
BaseAddr21_13
BaseAddr36_27
Bits
0
Default
0x0
13:5
28:19
0x0
0x80
43451 780G Register Reference Guide (Pub) Rev 1.01
2-248
Description
0=Chip-Select not enabled
1=Chip-Select enabled
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
CPU_DRAM1_CS01_MASK - RW - 32 bits - NBMCIND:0x45
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x1f
Description
CPU_DRAM1_CS23_MASK - RW - 32 bits - NBMCIND:0x46
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
CPU_DRAM1_CS45_MASK - RW - 32 bits - NBMCIND:0x47
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
CPU_DRAM1_CS67_MASK - RW - 32 bits - NBMCIND:0x48
Field Name
AddrMask21_13
AddrMask36_27
Bits
13:5
28:19
Default
0x1ff
0x3ff
Description
CPU_DRAM1_BANK_ADDR_MAPPING - RW - 32 bits - NBMCIND:0x49
Field Name
Dimm0AddrMap
© 2009 Advanced Micro Devices, Inc.
Bits
3:0
Default
0xb
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-249
Northbridge Memory Controller Indirect Registers
Dimm1AddrMap
7:4
0xb
Dimm2AddrMap
11:8
0x0
Dimm3AddrMap
15:12
0x0
BankSwizzleMode
16
0x0
Ddr3Mode
17
0x0
BurstLength32
18
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-250
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=128MB
1=256MB
2=512MB
3=512MB
4=512MB
5=1GB
6=1GB
7=2GB
8=2GB
9=4GB
10=4GB
11=8GB
12=Reserved
13=Reserved
14=Reserved
15=Reserved
0=Don't remap DRAM device bank address bits
1=Remap DRAM device bank address bits
0=Non-DDR3
1=DDR3
0=64-byte mode
1=32-byte mode
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
CPU_DRAM_CNTL_SELECT_LO - RW - 32 bits - NBMCIND:0x4A
Field Name
DctSelHiRngEn
DctSelHi
DctSelIntLvEn
DctGangEn
DctSelIntLvAddr
DctSelBaseAddr39_27
DramEccEn
Bits
0
1
2
4
7:6
23:11
24
Default
0x1
0x1
0x1
0x0
0x0
0x40
0x0
Description
CPU_DRAM_CNTL_SELECT_HI - RW - 32 bits - NBMCIND:0x4B
Field Name
DctSelBaseOffset_39_26
Bits
23:10
Default
0x0
Description
CPU_DRAM_BASE_SYSTEM_ADDRESS - RW - 32 bits - NBMCIND:0x4C
Field Name
DramBaseAddr39_24
Bits
31:16
Default
0x0
Description
CPU_DRAM_HOLE_ADDRESS - RW - 32 bits - NBMCIND:0x4D
Field Name
DramHoleValid
DramHoleOffset31_23
DramHoleBase31_24
Bits
0
15:7
31:24
Default
0x0
0x0
0x0
Description
CPU_DRAM_LIMIT_SYSTEM_ADDRESS - RW - 32 bits - NBMCIND:0x4E
Field Name
DramLimitAddr39_24
Bits
31:16
Default
0x0
Description
MC_DEBUG - RW - 32 bits - NBMCIND:0x4F
Field Name
INT_DEBUG_MUX
INT_DEBUG_BLOCK
INT_DEBUG_EN
TESTBUS_INT (R)
© 2009 Advanced Micro Devices, Inc.
Bits
5:0
7:6
8
31:16
Default
0x0
0x0
0x0
0x0
Description
Selects internal debug bus
Selects internal debug block
Enables internal debug bus
Read back of internal debug bus
43451 780G Register Reference Guide (Pub) Rev 1.01
2-251
Northbridge Memory Controller Indirect Registers
MC_BIST_CNTL0 - RW - 32 bits - NBMCIND:0x5C
Field Name
BIST_DONE (R)
Bits
0
Default
0x0
BIST_MISMATCH_CYCLE (R)
3:1
0x0
BIST_RUN
4
0x0
BIST_RESET_N
5
0x0
7:6
0x0
13:8
15:14
31:16
0x4
0x0
0x0
BIST_MISMATCH_STATUS
BIST_RW_CREDITS
BIST_RW_CREDITS_SEL
RESERVED16
First control register of MCBIST
Description
Set to 0 when BIST_RUN or BIST_RESET_N is 0.
Set to 1 when the bist read/write is done either normally or
due to mismatch
Records the cycle which caused the mismatch.
3'b000: cycle1 of burst1; 3'b100: cycle1 of burst2;
3'b001: cycle2 of burst1; 3'b1001 cycle2 of burst2;
3'b010: cycle3 of burst1; 3'b110: cycle3 of burst2;
3'b011: cycle4 of burst1; 3'b111: cycle4 of burst2;
0=Not Enable
1=Enable
0=Resets mcbist, but doesn't disturb read-only mcbist
values.
1=Active
0=Data (64 bit) mismatch info. Info would be ORed with
subsequent reads
1=Keeps first mismatch data info as sticky
2=Address 32'd0,addr[26:0],5'd0 mismatch info. is
updated at every mismatch
3=Keep first address info sticky
BIST read/write credit/debit interface credits
BIST read/write credit/debit interface credits select
MC_BIST_CNTL1 - RW - 32 bits - NBMCIND:0x5D
Field Name
BIST_MISMATCH_STKY (R)
Bits
0
Default
0x0
BIST_RDWR_EN
2:1
0x0
BIST_SADDR_SEL
4:3
0x0
BIST_CYC
7:5
0x0
BIST_DATA_CMP
8
0x0
BIST_MISMATCH_STOP
9
0x0
BIST_ADDR_BND
10
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-252
Description
0=When BIST_RUN is 0
1=Read mismatch
0=No op
1=Activate write client only
2=Activate read client only
3=Activate both read & write clients
0=No op
1=Set start write-address
2=Set start read-address
3=Set both start read and start write addresses
0=No op
1=Run for 2 read (and/or write) bursts
2=Run for 4 read (and/or write) bursts
3=Reserved
4=Run for 32 read (and/or write) bursts
5=Reserved
6=Reserved
7=Run continuously until there is a mismatch-stop, or
end-address stop
0=Read data is compared against expected data
1=Read data is not compared (there is, therfore, no
question of mismtach)
0=Do not stop if read mismatch
1=Stop if read mismatch
0=Use read address for end-address stop
1=Use write address for end-address stop
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
BIST_ADDR_LOOP
11
0x0
0=Stop based on BIST_CYC
1=Keep looping read (and/or write) operations between
start and end adresses
BIST_WADDR_GEN
14:12
0x0
0=wr_addr[26:0] = wr_addr[26:0] + 1
1=wr_addr[26:0] = wr_addr[26:0] - 1
2=wr_addr[26:0] = wr_addr[26:0] + 4
3=wr_addr[26:0] = wr_addr[26:0] - 4
4=wr_addr[26:5] = wr_addr[26:5] + 1
5=wr_addr[26:5] = wr_addr[26:5] - 1
6=wr_addr[26:13] = wr_addr[26:13] + 1
7=wr_addr[26:13] = wr_addr[26:13] - 1
BIST_RADDR_GEN
17:15
0x0
0=rd_addr[26:0] = rd_addr[26:0] + 1
1=rd_addr[26:0] = rd_addr[26:0] - 1
2=rd_addr[26:0] = rd_addr[26:0] + 4
3=rd_addr[26:0] = rd_addr[26:0] - 4
4=rd_addr[26:5] = rd_addr[26:5] + 1
5=rd_addr[26:5] = rd_addr[26:5] - 1
6=rd_addr[26:13] = rd_addr[26:13] + 1
7=rd_addr[26:13] = rd_addr[26:13] - 1
BIST_END_ADDR
31:18
0x0
read/write upper address (addr[31:18])
Second control register of MCBIST. Bits [31:5] of this register is also used as starting address (BIST_START_ADDR). Refer to
bit field BIST_SADDR_SEL for details.
MC_BIST_MISMATCH_L - RW - 32 bits - NBMCIND:0x5E
Field Name
Bits
BIST_MISMATCH_L (R)
31:0
Lower 32 bits of the 64 bits mcbist read mismatch info
Default
0x0
Description
Refer to BIST_MISMATCH_STATUS for setting
MC_BIST_MISMATCH_H - RW - 32 bits - NBMCIND:0x5F
Field Name
Bits
BIST_MISMATCH_H (R)
31:0
Upper 32 bits of the 64 bits mcbist read mismatch info
Default
0x0
Description
Refer to BIST_MISMATCH_STATUS for setting
MC_BIST_PATTERN0L - RW - 32 bits - NBMCIND:0x60
Field Name
Bits
Default
Description
BIST_PATTERN0L
31:0
0x0
32 bit data pattern
Lower half of DW0 (double word 0) of data pattern. MCBIST uses 8 user defiend DWs to generate two consecutive data bursts each of 4x64 bits.burst_one[255:0] = MC_BIST_PATTERN3H, MC_BIST_PATTERN3L, MC_BIST_PATTERN2H,
MC_BIST_PATTERN2L, MC_BIST_PATTERN1H, MC_BIST_PATTERN1L, MC_BIST_PATTERN0H, MC_BIST_PATTERN0L.
Similarly burst-two is defined by other 8 registers. These registers are per mcbist engine based
MC_BIST_PATTERN0H - RW - 32 bits - NBMCIND:0x61
Field Name
BIST_PATTERN0H
Refer to MC_BIST_PATTERN0L
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
32 bit data pattern
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-253
Northbridge Memory Controller Indirect Registers
MC_BIST_PATTERN1L - RW - 32 bits - NBMCIND:0x62
Field Name
BIST_PATTERN1L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
Description
32 bit data pattern
MC_BIST_PATTERN1H - RW - 32 bits - NBMCIND:0x63
Field Name
BIST_PATTERN1H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN2L - RW - 32 bits - NBMCIND:0x64
Field Name
BIST_PATTERN2L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN2H - RW - 32 bits - NBMCIND:0x65
Field Name
BIST_PATTERN2H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN3L - RW - 32 bits - NBMCIND:0x66
Field Name
BIST_PATTERN3L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN3H - RW - 32 bits - NBMCIND:0x67
Field Name
BIST_PATTERN3H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN4L - RW - 32 bits - NBMCIND:0x68
Field Name
BIST_PATTERN4L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-254
32 bit data pattern
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MC_BIST_PATTERN4H - RW - 32 bits - NBMCIND:0x69
Field Name
BIST_PATTERN4H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
Description
32 bit data pattern
MC_BIST_PATTERN5L - RW - 32 bits - NBMCIND:0x6A
Field Name
BIST_PATTERN5L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN5H - RW - 32 bits - NBMCIND:0x6B
Field Name
BIST_PATTERN5H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN6L - RW - 32 bits - NBMCIND:0x6C
Field Name
BIST_PATTERN6L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN6H - RW - 32 bits - NBMCIND:0x6D
Field Name
BIST_PATTERN6H
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN7L - RW - 32 bits - NBMCIND:0x6E
Field Name
BIST_PATTERN7L
Refer to MC_BIST_PATTERN0L
Bits
31:0
Default
0x0
32 bit data pattern
Description
MC_BIST_PATTERN7H - RW - 32 bits - NBMCIND:0x6F
Field Name
BIST_PATTERN7H
Refer to MC_BIST_PATTERN0L
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
32 bit data pattern
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-255
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_MRS - RW - 32 bits - NBMCIND:0xA0
Field Name
MCA_MODE_REG
Bits
19:0
Default
0x0
MCA_INIT_CS_MRS
23:20
0xf
MCA_INIT_SEQ
28:24
0x0
MCA_INIT_IDLE
29
0x0
MCA_INIT_COMPLETE
30
0x0
MCA_INIT_EXECUTE
31
0x0
Memory controller A memory initialization nominal
Description
Value to be loaded in memory mode register in nominal
mode
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
Initialization sequence selection for execution
0=Whole initialization sequence selected for execution
1-31=Initialization sequence selected for execution
Forces MC channel A idle before initialization execution.
0=MC not forced idle before initialization execution
1=MC forced idle before initialization execution
As long as this bit is '0', the MCA will not accept requests
from the clients. It is used primarily to block requests when
the MCA might mishandle them, such as when the FB or
AGP apertures are undefined or unstable.
0=Register Initialization Not Complete
1=Register Initialization Complete
The MC will execute software initialization command or
whole hardware initialization sequence on a transition from
0 to 1 for memory controller MCA
0=Normal
1=Execute initialization command
MCA_MEMORY_INIT_EMRS - RW - 32 bits - NBMCIND:0xA1
Field Name
MCA_EXT_MODE_REG
Bits
19:0
Default
0x10000
MCA_INIT_CS_EMRS
23:20
0xf
MCA_INIT_DLL
24
0x1
MCA_INIT_OCD
25
0x0
MCA_INIT_ZQC
26
0x0
MCA_INIT_MPR
27
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-256
Description
Value to be loaded in memory mode register in nominal
mode.
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
Enables the execution of memory DLL reset mode register
command for nominal mode initialization sequence
Drive 0/1 for OCD drive extended mode register command
for nominal mode initialization sequence
Initializes ZQC one by one CS (nominal) or all CS together.
0=Increment CS counter for each ZQC command
executed in the same initialization sequence
1=SEND ZQC command to all CS
Enables MPR read
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_INIT_DQSS
28
0x0
MCA_INIT_WL
29
0x0
RESERVED30
31:30
Memory controller A memory initialization nominal
0x0
Strobe sample by internal clock enable
0=Strobe sample by internal clock disabled
1=Strobe sample by internal clock enabled
DDR3 write levelization command enable
0=Write levelization pulse only
1=Write levelization command and pulse
MCA_MEMORY_INIT_EMRS2 - RW - 32 bits - NBMCIND:0xA2
Field Name
MCA_EXT2_MODE_REG
Bits
19:0
Default
0x20000
MCA_INIT_CS_EMRS2
23:20
0xf
MCA_TWLODTEN
27:24
0x4
MCA_TWLDQSEN
31:28
0x7
Description
Value to be loaded in memory mode register in nominal
mode.
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
DDR3 ODT write levelization, tDQSS margining, x4 clocks
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
DDR3 ODT write levelization, tDQSS margining, x4 clocks
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Memory controller A memory initialization nominal
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-257
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_EMRS3 - RW - 32 bits - NBMCIND:0xA3
Field Name
MCA_EXT3_MODE_REG
Bits
19:0
Default
0x30000
MCA_INIT_CS_EMRS3
23:20
0xf
MCA_TWLMRD
27:24
0xa
MCA_TDLL
31:28
Memory controller A memory initialization nominal
0x4
43451 780G Register Reference Guide (Pub) Rev 1.01
2-258
Description
Value to be loaded in memory mode register in nominal
mode
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
DDR3 ODT write levelization, tDQSS margining, x4 clocks
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Channel A DLL reset time, x64 clocks
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_SEQUENCE_1 - RW - 32 bits - NBMCIND:0xA4
Field Name
MCA_INIT_SEQ_OP_1
Bits
3:0
Default
0x1
MCA_INIT_SEQ_OP_2
7:4
0x5
MCA_INIT_SEQ_OP_3
11:8
0x8
MCA_INIT_SEQ_OP_4
15:12
0x4
MCA_INIT_SEQ_OP_5
19:16
0x2
MCA_INIT_SEQ_OP_6
23:20
0x2
MCA_INIT_SEQ_OP_7
27:24
0x2
MCA_INIT_SEQ_OP_8
31:28
0x2
Memory controller A initialization sequnce first chunk.
Initialization operation selection:
0=NOP
1=PRECHARGE ALL
2=REFRESH
3=ZQC
4=MRS
5=EMRS
6=EMRS2
7=EMRS3
8=MRS DLL reset
9=EMRS OCD default
A=OCD adjust
B=OCD drive
C=Write levelization
D=NOP 10 clocks
E=NOP 50 clocks
F=NOP 255 clocks
© 2009 Advanced Micro Devices, Inc.
Description
Operation #1 to be executed in memory intialization
sequence
Operation #2 to be executed in memory intialization
sequence
Operation #3 to be executed in memory intialization
sequence
Operation #4 to be executed in memory intialization
sequence
Operation #5 to be executed in memory intialization
sequence
Operation #6 to be executed in memory intialization
sequence
Operation #7 to be executed in memory intialization
sequence
Operation #8 to be executed in memory intialization
sequence
43451 780G Register Reference Guide (Pub) Rev 1.01
2-259
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_SEQUENCE_2 - RW - 32 bits - NBMCIND:0xA5
Field Name
MCA_INIT_SEQ_OP_9
Bits
3:0
Default
0x0
MCA_INIT_SEQ_OP_10
7:4
0x0
MCA_INIT_SEQ_OP_11
11:8
0x0
MCA_INIT_SEQ_OP_12
15:12
0x0
MCA_INIT_SEQ_OP_13
19:16
0x0
MCA_INIT_SEQ_OP_14
23:20
0x0
MCA_INIT_SEQ_OP_15
27:24
0x0
MCA_INIT_SEQ_OP_16
31:28
0x0
Memory controller A initialization sequnce second chunk.
Initialization operation selection:
0=NOP
1=PRECHARGE ALL
2=REFRESH
3=ZQC
4=MRS
5=EMRS
6=EMRS2
7=EMRS3
8=MRS DLL reset
9=EMRS OCD default
A=OCD adjust
B=OCD drive
C=Write levelization
D=NOP 10 clocks
E=NOP 50 clocks
F=NOP 255 clocks
43451 780G Register Reference Guide (Pub) Rev 1.01
2-260
Description
Operation #9 to be executed in memory intialization
sequence
Operation #10 to be executed in memory intialization
sequence
Operation #11 to be executed in memory intialization
sequence
Operation #12 to be executed in memory intialization
sequence
Operation #13 to be executed in memory intialization
sequence
Operation #14 to be executed in memory intialization
sequence
Operation #15 to be executed in memory intialization
sequence
Operation #16 to be executed in memory intialization
sequence
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_SEQUENCE_3 - RW - 32 bits - NBMCIND:0xA6
Field Name
MCA_INIT_SEQ_OP_17
Bits
3:0
Default
0x0
MCA_INIT_SEQ_OP_18
7:4
0x0
MCA_INIT_SEQ_OP_19
11:8
0x0
MCA_INIT_SEQ_OP_20
15:12
0x0
MCA_INIT_SEQ_OP_21
19:16
0x0
MCA_INIT_SEQ_OP_22
23:20
0x0
MCA_INIT_SEQ_OP_23
27:24
0x0
MCA_INIT_SEQ_OP_24
31:28
0x0
Memory controller A initialization sequnce third chunk.
Initialization operation selection:
0=NOP
1=PRECHARGE ALL
2=REFRESH
3=ZQC
4=MRS
5=EMRS
6=EMRS2
7=EMRS3
8=MRS DLL reset
9=EMRS OCD default
A=OCD adjust
B=OCD drive
C=Write levelization
D=NOP 10 clocks
E=NOP 50 clocks
F=NOP 255 clocks
© 2009 Advanced Micro Devices, Inc.
Description
Operation #17 to be executed in memory intialization
sequence
Operation #18 to be executed in memory intialization
sequence
Operation #19 to be executed in memory intialization
sequence
Operation #20 to be executed in memory intialization
sequence
Operation #21 to be executed in memory intialization
sequence
Operation #22 to be executed in memory intialization
sequence
Operation #23 to be executed in memory intialization
sequence
Operation #24 to be executed in memory intialization
sequence
43451 780G Register Reference Guide (Pub) Rev 1.01
2-261
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_SEQUENCE_4 - RW - 32 bits - NBMCIND:0xA7
Field Name
MCA_INIT_SEQ_OP_25
Bits
3:0
Default
0x0
MCA_INIT_SEQ_OP_26
7:4
0x0
MCA_INIT_SEQ_OP_27
11:8
0x0
MCA_INIT_SEQ_OP_28
15:12
0x0
MCA_INIT_SEQ_OP_29
19:16
0x0
MCA_INIT_SEQ_OP_30
23:20
0x0
MCA_INIT_SEQ_OP_31
27:24
0x0
MCA_INIT_SEQ_OP_32
31:28
0x0
Memory controller A initialization sequnce fourth chunk.
Initialization operation selection:
0=NOP
1=PRECHARGE ALL
2=REFRESH
3=ZQC
4=MRS
5=EMRS
6=EMRS2
7=EMRS3
8=MRS DLL reset
9=EMRS OCD default
A=OCD adjust
B=OCD drive
C=Write levelization
D=NOP 10 clocks
E=NOP 50 clocks
F=NOP 255 clocks
43451 780G Register Reference Guide (Pub) Rev 1.01
2-262
Description
Operation #25 to be executed in memory intialization
sequence
Operation #26 to be executed in memory intialization
sequence
Operation #27 to be executed in memory intialization
sequence
Operation #28 to be executed in memory intialization
sequence
Operation #29 to be executed in memory intialization
sequence
Operation #30 to be executed in memory intialization
sequence
Operation #31 to be executed in memory intialization
sequence
Operation #32 to be executed in memory intialization
sequence
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_TIMING_PARAMETERS_1 - RW - 32 bits - NBMCIND:0xA8
Bits
3:0
Default
0x4
MCA_WR_LAT
7:4
0x3
MCA_TRCDR
11:8
0x8
MCA_TRCDW
15:12
0x8
MCA_TRP
19:16
0x8
MCA_TRTP
23:20
0x4
MCA_RD_LAT
Field Name
© 2009 Advanced Micro Devices, Inc.
Description
Memory CAS Latency
0=0 clock (not supported)
1=1 clock (not supported)
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory Write Latency
0=0 clock (not supported)
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Active to Read delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Active to Write delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Precharge command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Internal Read to Precharge command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-263
Northbridge Memory Controller Indirect Registers
MCA_TWR
27:24
0x8
MCA_TRRD
31:28
0x6
Write recovery time
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Active bank A to Active bank B command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory controller A timing parameters, set 1
MCA_TIMING_PARAMETERS_2 - RW - 32 bits - NBMCIND:0xA9
Bits
7:0
Default
0x18
MCA_TRC
15:8
0x20
MCA_TRFC
23:16
0x28
MCA_TREFI
31:24
0x10
MCA_TRAS
Field Name
Memory controller A timing parameters, set 2
Description
Active to Precharge command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
29=29 clock
30=30 clock
31=31 clock
Row Cycle time, Active to Active/Auto-Refresh command
period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
125=125 clock
126=126 clock
127=127 clock
Auto-Refresh to Active/Auto-Refresh command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
125=125 clock
126=126 clock
127=127 clock
1 memory refresh is performed every TREFI*64 MCLK
cycles
MCA_TIMING_PARAMETERS_3 - RW - 32 bits - NBMCIND:0xAA
43451 780G Register Reference Guide (Pub) Rev 1.01
2-264
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
Field Name
MCA_TRTR_CS
Bits
3:0
Default
0x1
MCA_TRTW
7:4
0x2
MCA_TWTR
11:8
0x4
MCA_TWTR_CS
15:12
0x2
MCA_TWTW_CS
19:16
0x1
MCA_TCCD
23:20
0x2
© 2009 Advanced Micro Devices, Inc.
Description
Read to Read command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Read to Write bus turnaround
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Internal Write to Read command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Write to Read command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Write to Write command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4 = 4 clock
5 = 5 clock
6 = 6 clock
7 = 7 clock
CAS to CAS command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-265
Northbridge Memory Controller Indirect Registers
MCA_TCKE
27:24
0x3
MCA_TXP
31:28
0x2
CKE minimum high and low pulse width
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Exit precharge power down to any valid command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory controller A timing parameters, set 3
MCA_TIMING_PARAMETERS_4 - RW - 32 bits - NBMCIND:0xAB
Field Name
MCA_TXARDS
Bits
3:0
Default
0x6
MCA_TAXPD
7:4
0x8
MCA_TRPALL
11:8
0x2
MCA_TFAW
15:12
0x2
43451 780G Register Reference Guide (Pub) Rev 1.01
2-266
Description
Exit active power down to read command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
ODT power down exit latency
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Precharge all for 8 bank memories
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Back to back activate rolling window
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_TZQCL
19:16
0x8
MCA_TZQCS
MCA_TZQCI
MCA_TMRD
23:20
27:24
31:28
0x4
0x1
0x2
Impedance calibration long timing, can be merged with DLL
time, x64 clocks
Impedance calibration short timing, x64 clocks
Impedance calibration interval, x4096 refresh cycles
Mode register set command cycle time
0=0 clock
1=1 clock
...
15=15 clock
Memory controller A timing parameters, set 4
MCA_MEMORY_TYPE - RW - 32 bits - NBMCIND:0xAC
Field Name
MCA_MODE_CS0
MCA_AP_BIT
RESERVED5
Memory controller A memory size and type
Bits
3:0
Default
0x0
4
0x0
7:5
0x0
Description
MCA CS0 memory size
0=Unpopulated chip select
4=32MB (16Mbx16)
5=64MB (32Mbx8)
6=128MB (64Mbx8)
10=64MB (32Mbx16)
11=128MB (64Mbx16)
MCA Auto Precharge bit
0=A10
1=A8
MCA_SEQ_CONTROL - RW - 32 bits - NBMCIND:0xB0
Field Name
MCA_SEQ_MCIFR_URG_EN
Bits
0
Default
0x0
MCA_SEQ_DMIFR_URG_EN
1
0x0
MCA_SEQ_AZR_URG_EN
2
0x0
MCA_SEQ_BIUW_URG_EN
3
0x0
5:4
0x0
MCA_AP_DISABLE
6
0x0
MCA_CKE_FOR_ODT
7
0x0
MCA_DQ_PRE
© 2009 Advanced Micro Devices, Inc.
Description
Channel A urgent MCIF read. If mcif read is urgent and it is
found in the command fifo then flush it out.
0=Disable flushing out of urgent mcif reads
1=Enable flushing out of urgent mcif reads
Channel A urgent DMIF read. If dmif read is urgent and it is
found in the command fifo then flush it out.
0=Disable flushing out of urgent dmif reads
1=Enable flushing out of urgent dmif reads
Channel A urgent AZ read. If az read is urgent and it is
found in the command fifo then flush it out.
0=Disable flushing out of urgent az reads
1=Enable flushing out of urgent az reads
Channel A urgent BIU write. If biu write is urgent and it is
found in the command fifo then flush it out.
0=Disable flushing out of urgent biu writes
1=Enable flushing out of urgent biu writes
Write data preamble / postamble
0=Low
1=High
2=Opposite of first / last data
3=Same as first / last data
Channel A auto precharge disable
0=Auto recharge enabled
1=Auto precharge disabled
Channel A ODT CKE stall
0=No stall
1=Stall
43451 780G Register Reference Guide (Pub) Rev 1.01
2-267
Northbridge Memory Controller Indirect Registers
MCA_BURST_LENGTH_8
8
0x0
MCA_2T_TIMING
9
0x0
MCA_3T_TIMING
10
0x0
RESERVED11
MCA_CMD_HOLD
11
12
0x0
0x0
MCA_DATA_HOLD
13
0x0
RESERVED14
MCA_TCKED
19:14
23:20
0x0
0x8
MCA_TTRSTD
27:24
0x8
MCA_TTRST
31:28
0x4
Memory controller A sequencer control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-268
Obsolete. Channel A is always in burst length of 8
regardless of this field. Channel A Burst Length
1=Burst Length 8
Channel A timing mode
0=1T timing
1=2T timing
Channel A timing mode
0=1T timing
1=3T timing
Channel A command hold to minimize transition
0=Do not hold command
1=Hold command
Channel A data hold to minimize transition
0=Do not hold data
1=Hold data
Channel A CKE time delay, time from CKE condition to
CKE low, x4 clocks
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Channel A tristate time delay, time from tristate condition to
tristate, x4 clocks
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Channel A tristate time, time from tristate to full drive
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_RECEIVING - RW - 32 bits - NBMCIND:0xB1
Field Name
MCA_DQ_TRANSFER
Bits
3:0
Default
0x3
MCA_DQS_RST_PLS
5:4
0x2
MCA_DQ_DQS_REC_DYNAMIC
6
0x0
MCA_DQ_TRANSFER_FALL
7
0x0
11:8
0x2
MCA_IN_TERM_START_DQ
12
0x0
MCA_IN_TERM_STOP_DQ
13
0x0
MCA_IN_TERM_START_DQS
14
0x0
MCA_IN_TERM_STOP_DQS
15
0x0
MCA_DQS_ARRIVAL
© 2009 Advanced Micro Devices, Inc.
Description
Channel A read data transfer from strobe flops to core clock
flops
0=CL+0clock
1=CL+1clock
2=CL+2clock
3=CL+3clock
4=CL+4clock
Channel A read strobe reset pulse
0=Quarter pulse, Quarter postion
1=Half pulse, Quarter position
2=Half pulse, Half position
3=Reserved
Channel A data and strobe receiver enable control
0=Always enabled
1=Enabled for read only
Channel A read data transfer from strobe flops to negative
edge core clock flops
0=Use positive edge flops
1=Use negative edge flops
Channel A input strobe reset removal edge
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
Channel A data input termination turning on for read
preceded by write
0=Turning on half clock after OE off
1=Turning on when OE off
Channel A data input termination turning off for read
followed by write
0=Turning off half clock before OE on
1=Turning off when OE on
Channel A strobe input termination turning on for read
preceded by write
0=Turning on half clock after OE off
1=Turning on when OE off
Channel A strobe input termination turning off for read
followed by write
0=Turning off half clock before OE on
1=Turning off when OE on
43451 780G Register Reference Guide (Pub) Rev 1.01
2-269
Northbridge Memory Controller Indirect Registers
MCA_IN_TERM_N_DQ
18:16
0x3
RESERVED19
MCA_IN_TERM_P_DQ
19
22:20
0x0
0x3
RESERVED23
MCA_IN_TERM_N_DQS
23
26:24
0x0
0x3
RESERVED27
MCA_IN_TERM_P_DQS
27
30:28
0x0
0x3
31
0x0
RESERVED31
Memory controller A receiving control
Channel A data input N termination, 3 pull-down resistors
300 Ohm
0=Termination off
1=300 Ohm pull-down
3=150 Ohm pull-down
7=100 Ohm pull-down
Channel A data input P termination, 3 pull-up resistors 300
Ohm
0=Termination off
1=300 Ohm pull-up
3=150 Ohm pull-up
7=100 Ohm pull-up
Channel A strobe input N termination, 3 pull-down resistors
300 Ohm
0=Termination off
1=300 Ohm pull-down
3=150 Ohm pull-down
7=100 Ohm pull-down
Channel A strobe input P termination, 3 pull-up resistors
300 Ohm
0=Termination off
1=300 Ohm pull-up
3=150 Ohm pull-up
7=100 Ohm pull-up
MCA_IN_TIMING_DQS_3210 - RW - 32 bits - NBMCIND:0xB2
Field Name
MCA_DQS_ARRIVAL_0
Bits
3:0
Default
0x2
RESERVED4
7:4
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-270
Description
Channel A byte 0 input strobe reset removal edge
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
16=CL+4.00
17=CL+4.25
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_DQS_ARRIVAL_1
11:8
0x2
RESERVED12
Channel A input strobe gating timing
15:12
0x0
Channel A byte 1 input strobe reset removal edge
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
16=CL+4.00
17=CL+4.25
MCA_DRIVING - RW - 32 bits - NBMCIND:0xB4
Field Name
MCA_CK_ENABLE
Bits
5:0
Default
0x0
MCA_CKE_ENABLE
6
0x0
MCA_CKE_DYNAMIC
7
0x0
MCA_ODT_ENABLE
8
0x0
MCA_ODT_DYNAMIC
9
0x1
MCA_ODT_READ
10
0x0
MCA_ODT_WRITE
11
0x1
13:12
0x0
MCA_ODTR_POSITION
© 2009 Advanced Micro Devices, Inc.
Description
Channel A clock pair select enable
0=Particular clock pair disabled
1=Particular clock pair enabled
Channel A CKE enable
0=CKE disabled, forced low
1=CKE enabled, high or dynamic
Channel A CKE dynamic
0=CKE high when enabled
1=CKE dynamic when enabled, high or low depending on
activity, active or precharge power down
Channel A ODT enable
0=ODT forced 0
1=ODT enabled
Channel A ODT dynamic
0=ODT forced 1 if enabled
1=ODT dynamic if enabled
Channel A ODT enable for read
0=ODT disabled for read
1=ODT enabled for read
Channel A ODT enable for write
0=ODT disabled for write
1=ODT enabled for write
Channel A ODT read position
When ODTX 0, read latency dependent
When ODTX 1, read command dependent
0=ODT start at RL-3 for ODTX 0, ODT start at RD for
ODTX1
1=ODT start at RL-2 for ODTX 0, ODT start at RD+1 for
ODTX 1
2=
3=
43451 780G Register Reference Guide (Pub) Rev 1.01
2-271
Northbridge Memory Controller Indirect Registers
MCA_ODTR_LENGTH
15:14
0x0
MCA_ODTW_POSITION
17:16
0x0
MCA_ODTW_LENGTH
19:18
0x0
MCA_ODT_STALL
20
0x0
MCA_ODTX
21
0x0
MCA_ODTX_1T
22
0x0
MCA_ODTX_POSITION
23
0x0
MCA_DQS_PRE
25:24
0x1
MCA_DQS_POST
27:26
0x1
MCA_DQSX_PRE
28
0x0
MCA_DQSX_POST
29
0x0
MCA_DQSX_PRE_PLS
30
0x0
MCA_DQSX_PRE_HI
31
0x0
Memory controller A driving control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-272
Channel A ODT read length
0=ODT length BL/2+1
1=ODT length BL/2+2
2=
3=
Channel A ODT write position
When ODTX 0, write latency dependent
When ODTX 1, write command dependent
0=ODT start at WL-3 for ODTX 0, ODT start at WR for
ODTX1
1=ODT start at WL-2 for ODTX 0, ODT start at WR+1 for
ODTX 1
2=
3=
Channel A ODT write length
0=ODT length BL/2+1
1=ODT length BL/2+2
2=
3=
Channel A ODT stall first write
0=No stall
1=Stall
Channel A ODTX enable
0=ODTX disable
1=ODTX enable
Channel A ODTX 1T
0=1T/2T/3T
1=1T
Channel A ODTX position
0=ODTX start as set with ODT_START
1=ODT start one clock later then set with ODT_START
Channel A strobe output preamble
0=0.5 clock
1=1 clock
2=1.5 clock
3=2 clock
Channel A strobe output postamble
0=0.5 clock
1=1 clock
2=1.5 clock
3=2 clock
Channel A DQS preamble pulse
0=As set with DQS_PRE
1=One clock reduced DQS_PRE
Channel A DQS postamble pulse
0=As set with DQS_POST
1=One clock reduced DQS_POST
Channel A DQS preamble pulse
0=Preamble low
1=Preamble pulse
Channel A DQS preamble/postamble high
0=Preamble low
1=Preamble high
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_OUT_TIMING - RW - 32 bits - NBMCIND:0xB5
Field Name
MCA_OUT_TIMING_CK
Bits
2:0
Default
0x4
MCA_PAD_BYPASS_CK
3
0x1
MCA_OUT_TIMING_CKE
6:4
0x5
MCA_PAD_BYPASS_CKE
7
0x1
MCA_OUT_TIMING_CS
10:8
0x5
MCA_PAD_BYPASS_CS
11
0x1
MCA_OUT_TIMING_CMD
14:12
0x5
MCA_PAD_BYPASS_CMD
15
0x1
© 2009 Advanced Micro Devices, Inc.
Description
Channel A clock output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A clock bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A CKE output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A CKE bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A CS output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A CS bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A address andcommand output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A address and command bypassing pad flops
0=Through pad flops
1=Bypass pad flops
43451 780G Register Reference Guide (Pub) Rev 1.01
2-273
Northbridge Memory Controller Indirect Registers
MCA_OUT_TIMING_ODT
18:16
0x5
MCA_PAD_BYPASS_ODT
19
0x1
MCA_OUT_TIMING_DQ
22:20
0x3
MCA_PAD_BYPASS_DQ
23
0x1
MCA_OUT_TIMING_DQS
26:24
0x4
MCA_PAD_BYPASS_DQS
27
0x1
MCA_MX1X2X_CK
29:28
0x0
RESERVED30
Memory controller A output timing
31:30
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-274
Channel A ODT output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A ODT bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A DQ output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A data and mask bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A DQS output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A strobe bypassing pad flops
0=Through pad flops
1=Bypass pad flops
Channel A clock output data/mask phase range
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_OUT_TIMING_DQ - RW - 32 bits - NBMCIND:0xB6
Field Name
MCA_OUT_TIMING_DQ_B0
Bits
3:0
Default
0x3
MCA_OUT_TIMING_DQ_B1
7:4
0x3
Channel A output data and mask timing
Description
Channel A byte 0 data and mask output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A byte 1 data and mask output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
MCA_OUT_TIMING_DQS - RW - 32 bits - NBMCIND:0xB7
Field Name
MCA_OUT_TIMING_DQS_0
Bits
3:0
Default
0x4
MCA_OUT_TIMING_DQS_1
7:4
0x4
Channel A output strobe timing
© 2009 Advanced Micro Devices, Inc.
Description
Channel A byte 0 strobe output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A byte 1 strobe output timing
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
43451 780G Register Reference Guide (Pub) Rev 1.01
2-275
Northbridge Memory Controller Indirect Registers
MCA_STRENGTH_N - RW - 32 bits - NBMCIND:0xB8
Field Name
MCA_STRENGTH_N_CK
Bits
3:0
Default
0xb
MCA_STRENGTH_N_CKE
7:4
0xb
MCA_STRENGTH_N_CS
11:8
0xb
MCA_STRENGTH_N_CMD
15:12
0xb
MCA_STRENGTH_N_ODT
19:16
0xb
MCA_STRENGTH_N_DQ
23:20
0xb
MCA_STRENGTH_N_DQS
27:24
0xb
MCA_STRENGTH_N_XXX
31:28
0xb
Memory controller A strength N
Description
Channel A clock (nominal and complement) strength N
driver
0=Minimum strength
15=Maximum strength
Channel A CKE strength N driver
0=Minimum strength
15=Maximum strength
Channel A CS strength N driver
0=Minimum strength
15=Maximum strength
Channel A RAS/CAS/WE and address strength N driver
0=Minimum strength
15=Maximum strength
Channel A ODT strength N driver
0=Minimum strength
15=Maximum strength
Channel A data and mask strength N driver
0=Minimum strength
15=Maximum strength
Channel A strobe (nominal and complement) strength N
driver
0=Minimum strength
15=Maximum strength
Channel A spare strength N driver
0=Minimum strength
15=Maximum strength
MCA_STRENGTH_P - RW - 32 bits - NBMCIND:0xB9
Field Name
MCA_STRENGTH_P_CK
Bits
3:0
Default
0xb
MCA_STRENGTH_P_CKE
7:4
0xb
MCA_STRENGTH_P_CS
11:8
0xb
MCA_STRENGTH_P_CMD
15:12
0xb
MCA_STRENGTH_P_ODT
19:16
0xb
MCA_STRENGTH_P_DQ
23:20
0xb
MCA_STRENGTH_P_DQS
27:24
0xb
43451 780G Register Reference Guide (Pub) Rev 1.01
2-276
Description
Channel A clock (nominal and complement) strength P
driver
0=Minimum strength
15=Maximum strength
Channel A CKE strength P driver
0=Minimum strength
15=Maximum strength
Channel A CS strength P driver
0=Minimum strength
15=Maximum strength
Channel A RAS/CAS/WE and address strength P driver
0=Minimum strength
15=Maximum strength
Channel A ODT strength P driver
0=Minimum strength
15=Maximum strength
Channel A data and mask strength P driver
0=Minimum strength
15=Maximum strength
Channel A strobe (nominal and complement) strength P
driver
0=Minimum strength
15=Maximum strength
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_STRENGTH_P_XXX
31:28
0xb
Channel A spare strength P driver
0=Minimum strength
15=Maximum strength
Memory controller A strength P
MCA_STRENGTH_STEP - RW - 32 bits - NBMCIND:0xBA
Field Name
MCA_STR_STEP_N_CK
Bits
1:0
Default
0x1
MCA_STR_STEP_P_CK
3:2
0x1
MCA_STR_STEP_N_CKE
5:4
0x1
MCA_STR_STEP_P_CKE
7:6
0x1
MCA_STR_STEP_N_CS
9:8
0x1
MCA_STR_STEP_P_CS
11:10
0x1
MCA_STR_STEP_N_CMD
13:12
0x1
MCA_STR_STEP_P_CMD
15:14
0x1
© 2009 Advanced Micro Devices, Inc.
Description
Channel A clock (nominal and complemenat) impedance
controller adjustment step for strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A clock (nominal and complemenat) impedance
controller adjustment step for strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A CKE impedance controller adjustment step for
strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A CKE impedance controller adjustment step for
strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A CS impedance controller adjustment step for
strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A CS impedance controller adjustment step for
strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A RAS/CAS/WE and address impedance
controller adjustment step for strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Channel A RAS/CAS/WE and address impedance
controller adjustment step for strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
43451 780G Register Reference Guide (Pub) Rev 1.01
2-277
Northbridge Memory Controller Indirect Registers
MCA_STR_STEP_N_ODT
17:16
Channel A ODT impedance controller adjustment step for
strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_P_ODT
19:18
0x1
Channel A ODT impedance controller adjustment step for
strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_N_DQ
21:20
0x1
Channel A data and mask impedance controller adjustment
step for strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_P_DQ
23:22
0x1
Channel A data and mask impedance controller adjustment
step for strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_N_DQS
25:24
0x1
Channel A strobe (nominal and complement) impedance
controller adjustment step for strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_P_DQS
27:26
0x1
Channel A strobe (nominal and complement) impedance
controller adjustment step for strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_N_XXX
29:28
0x1
Channel A spare impedance controller adjustment step for
strength N driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
MCA_STR_STEP_P_XXX
31:30
0x1
Channel A spare impedance controller adjustment step for
strength P driver
0=0 step, no adjustment
1=1 step, adjustment the same as reference
2=2 step, higher than reference adjustment
3=3 step, higher than reference adjustment
Memory controller A impedance controller adjustment step for strength
43451 780G Register Reference Guide (Pub) Rev 1.01
2-278
0x1
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_STRENGTH_READ_BACK_N - RW - 32 bits - NBMCIND:0xBB
Field Name
MCA_STR_READ_BACK_N_CK (R)
Bits
3:0
Default
0x0
MCA_STR_READ_BACK_N_CKE (R)
7:4
0x0
MCA_STR_READ_BACK_N_CS (R)
11:8
0x0
MCA_STR_READ_BACK_N_CMD (R)
15:12
0x0
MCA_STR_READ_BACK_N_ODT (R)
19:16
0x0
MCA_STR_READ_BACK_N_DQ (R)
23:20
0x0
MCA_STR_READ_BACK_N_DQS (R)
27:24
0x0
MCA_STR_READ_BACK_N_XXX (R)
31:28
0x0
Memory controller A strength N read back
Description
Channel A clock (nominal and complemenat) read back
strength N driver
0=Minimum strength
15=Maximum strength
Channel A CKE read back strength N driver
0=Minimum strength
15=Maximum strength
Channel A CS read back strength N driver
0=Minimum strength
15=Maximum strength
Channel A RAS/CAS/WE and address read back strength
N driver
0=Minimum strength
15=Maximum strength
Channel A ODT read back strength N driver
0=Minimum strength
15=Maximum strength
Channel A data and mask read back strength N driver
0=Minimum strength
15=Maximum strength
Channel A strobe (nominal and complement) read back
strength N driver
0=Minimum strength
15=Maximum strength
Channel A spare read back strength N driver
0=Minimum strength
15=Maximum strength
MCA_STRENGTH_READ_BACK_P - RW - 32 bits - NBMCIND:0xBC
Field Name
MCA_STR_READ_BACK_P_CK (R)
Bits
3:0
Default
0x0
MCA_STR_READ_BACK_P_CKE (R)
7:4
0x0
MCA_STR_READ_BACK_P_CS (R)
11:8
0x0
MCA_STR_READ_BACK_P_CMD (R)
15:12
0x0
MCA_STR_READ_BACK_P_ODT (R)
19:16
0x0
MCA_STR_READ_BACK_P_DQ (R)
23:20
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Channel A clock (nominal and complement) read back
strength P driver
0=Minimum strength
15=Maximum strength
Channel A CKE read back strength P driver
0=Minimum strength
15=Maximum strength
Channel A CS read back strength P driver
0=Minimum strength
15=Maximum strength
Channel A RAS/CAS/WE and address read back strength P
driver
0=Minimum strength
15=Maximum strength
Channel A ODT read back strength P driver
0=Minimum strength
15=Maximum strength
Channel A data and mask read back strength P driver
0=Minimum strength
15=Maximum strength
43451 780G Register Reference Guide (Pub) Rev 1.01
2-279
Northbridge Memory Controller Indirect Registers
MCA_STR_READ_BACK_P_DQS (R)
27:24
0x0
MCA_STR_READ_BACK_P_XXX (R)
31:28
0x0
Memory controller A strength P read back
Channel A strobe (nominal and complement) read back
strength P driver
0=Minimum strength
15=Maximum strength
Channel A spare read back strength P driver
0=Minimum strength
15=Maximum strength
MCA_PREBUF_SLEW_N - RW - 32 bits - NBMCIND:0xC1
Field Name
MCA_PREBUF_SLEW_N_CK
Bits
3:0
Default
0x0
MCA_PREBUF_SLEW_N_CKE
7:4
0x0
MCA_PREBUF_SLEW_N_CS
11:8
0x0
MCA_PREBUF_SLEW_N_CMD
15:12
0x0
MCA_PREBUF_SLEW_N_ODT
19:16
0x0
MCA_PREBUF_SLEW_N_DQ
23:20
0x0
MCA_PREBUF_SLEW_N_DQS
27:24
0x0
MCA_PREBUF_SLEW_N_XXX
31:28
0x0
Description
Channel A clock (nominal and complemenat) prebuffer slew
N control
0=Slow edge
15=Fast edge
Channel A CKE prebuffer slew N control
0=Slow edge
15=Fast edge
Channel A CS prebuffer slew N control
0=Slow edge
15=Fast edge
Channel A RAS/CAS/WE and address prebuffer slew N
control
0=Slow edge
15=Fast edge
Channel A ODT prebuffer slew N control
0=Slow edge
15=Fast edge
Channel A data and mask prebuffer slew N control
0=Slow edge
15=Fast edge
Channel A strobe (nominal and complement) prebuffer slew
N control
0=Slow edge
15=Fast edge
Channel A spare prebuffer slew N control
0=Slow edge
15=Fast edge
Channel A prebuffer slew N control
43451 780G Register Reference Guide (Pub) Rev 1.01
2-280
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_PREBUF_SLEW_P - RW - 32 bits - NBMCIND:0xC2
Field Name
MCA_PREBUF_SLEW_P_CK
Bits
3:0
Default
0x0
MCA_PREBUF_SLEW_P_CKE
7:4
0x0
MCA_PREBUF_SLEW_P_CS
11:8
0x0
MCA_PREBUF_SLEW_P_CMD
15:12
0x0
MCA_PREBUF_SLEW_P_ODT
19:16
0x0
MCA_PREBUF_SLEW_P_DQ
23:20
0x0
MCA_PREBUF_SLEW_P_DQS
27:24
0x0
MCA_PREBUF_SLEW_P_XXX
31:28
0x0
Channel A prebuffer slew P control
Description
Channel A clock (nominal and complemenat) prebuffer slew
P control
0=Slow edge
15=Fast edge
Channel A CKE prebuffer slew P control
0=Slow edge
15=Fast edge
Channel A CS prebuffer slew P control
0=Slow edge
15=Fast edge
Channel A RAS/CAS/WE and address prebuffer slew P
control
0=Slow edge
15=Fast edge
Channel A ODT prebuffer slew P control
0=Slow edge
15=Fast edge
Channel A data and mask prebuffer slew P control
0=Slow edge
15=Fast edge
Channel A strobe (nominal and complement) prebuffer slew
P control
0=Slow edge
15=Fast edge
Channel A spare prebuffer slew P control
0=Slow edge
15=Fast edge
MCA_GENERAL_PURPOSE - RW - 32 bits - NBMCIND:0xC3
Field Name
MCA_TRST_FORCE
Bits
0
Default
0x0
MCA_TRST_DYNAMIC
1
0x0
MCA_TRST_CK
2
0x0
MCA_TRST_DLL
3
0x0
MCA_TRST_SELFREF
4
0x0
MCA_DQ_DQS_FORCE_TERM
5
0x0
MCA_DQ_DQS_FORCE_LOW
6
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Channel A all signals tristate force
0=Nominal
1=Tristate
Channel A all signals tristate when dynamic CKE low,
except clock runing and ODT low
0=Nominal
1=Tristate
Channel A tristate clock when tristate dynamic CKE low
0=Nominal
1=Tristate
Channel A reset memory DLL after exiting tristate dynamic
CKE low with clock tristate
0=Do not reset memory DLL
1=Reset memory DLL
Channel A enter self refresh when tristate dynamic CKE low
0=Do not do anything
1=Enter self refresh
Channel A force ASIC DQ and DQS pads termination force
0=Nominal operation, termination on during read only
1=Termination on always
Channel A force ASIC DQ and DQS pads drive low
0=Nominal operation
1=Force drive low DQ/DQS
43451 780G Register Reference Guide (Pub) Rev 1.01
2-281
Northbridge Memory Controller Indirect Registers
MCA_DQ_DQS_FORCE_HIGH
7
0x0
MCA_DLL_PWRDN
MCA_DLL_RESET
MCA_DLL_TEST
MCA_REF_DISABLE
MCA_REF_URGENCY
MCA_IO_BIAS_CK
MCA_IO_BIAS_CKE
MCA_IO_BIAS_CS
MCA_IO_BIAS_CMD
MCA_IO_BIAS_ODT
MCA_IO_BIAS_DQ
MCA_IO_BIAS_DQS
MCA_IO_BIAS_XXX
MCA_REF_HI_PRI
MCA_DLL_BYPASS
MCA_ZQCX
8
9
10
11
15:12
16
17
18
19
20
21
22
23
24
25
26
0x1
0x1
0x0
0x1
0x6
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
RESERVED27
MCA_REF_URGENCYX
27
31:28
0x0
0x8
Memory controller A general purpose control
Channel A force ASIC DQ and DQS pads drive high
0=Nominal operation
1=Force drive high DQ/DQS
Channel A all DLL master power down
Channel A all DLL master reset
Channel A all DLL master test
Disables refreshing when set
Number of pending refreshes until refresh becomes urgent
Enables MC IO CK bias current
Enables MC IO CKE bias current
Enables MC IO CS bias current
Enables MC IO CMD bias current
Enables MC IO ODT bias current
Enables MC IO DQ bias current
Enables MC IO DQS bias current
Enables MC IO XXX bias current
Enables hi priority refreshes
Channel A all DLL bypass
Channel A nominal operation ZQC
0=ZQCS
1=ZQCL
Number of pending refreshes until refresh becomes
extremely urgent
MCA_GENERAL_PURPOSE_2 - RW - 32 bits - NBMCIND:0xC4
Field Name
MCA_OUT_TIMING_CK_PM
Bits
2:0
Default
0x4
RESERVED3
MCA_OUT_TIMING_CKE_PM
3
6:4
0x0
0x5
RESERVED7
MCA_OUT_TIMING_CS_PM
7
10:8
0x0
0x5
11
0x0
RESERVED11
43451 780G Register Reference Guide (Pub) Rev 1.01
2-282
Description
Channel A clock output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A CKE output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A CS output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_OUT_TIMING_CMD_PM
14:12
0x5
RESERVED15
MCA_OUT_TIMING_ODT_PM
15
18:16
0x0
0x5
RESERVED19
MCA_OUT_TIMING_DQ_PM
19
22:20
0x0
0x3
RESERVED23
MCA_OUT_TIMING_DQS_PM
23
26:24
0x0
0x4
RESERVED27
MCA_MX1X2X_CK_PM
27
29:28
0x0
0x0
RESERVED30
31:30
Memory controller A general purpose control 2
0x0
© 2009 Advanced Micro Devices, Inc.
Channel A address andcommand output timing in power
management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A ODT output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A DQ output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A DQS output timing in power management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A clock 1 output data/mask phase range in power
management mode
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-283
Northbridge Memory Controller Indirect Registers
MCA_OCD_CONTROL - RW - 32 bits - NBMCIND:0xC5
Field Name
MCA_OCD_CONTROL_BYTE0
MCA_OCD_CONTROL_BYTE1
Memory controller A OCD control data
Bits
3:0
7:4
Default
0x0
0x0
Description
Channel A OCD control data BYTE 0
Channel A OCD control data BYTE 0
MCA_DQ_DQS_READ_BACK - RW - 32 bits - NBMCIND:0xC6
Field Name
MCA_READ_BACK_BYTE0 (R)
Bits
0
Default
0x0
MCA_READ_BACK_BYTE1 (R)
1
0x0
MCA_READ_BACK_DQS0 (R)
8
0x0
MCA_READ_BACK_DQS1 (R)
9
0x0
MCA_READ_BACK_DQ_LSB (R)
23:16
0x0
MCA_READ_BACK_DQ_MSB (R)
31:24
0x0
Description
Channel A read back data byte 0
0=All 0 when OCD drive 0, some 0 when OCD drive 1
1=Some 1 when OCD drive 0, all 1 when OCD drive 1
Channel A read back data byte 1
0=All 0 when OCD drive 0, some 0 when OCD drive 1
1=Some 1 when OCD drive 0, all 1 when OCD drive 1
Channel A read back strobe byte 0
0=0
1=1
Channel A read back strobe byte 1
0=0
1=1
Channel A read back data LSB bits [7:0]
0=0
1=1
Channel A read back data MSB bits [15:8]
0=0
1=1
Memory controller A data and strobe read back
MCA_DQS_CLK_READ_BACK - RW - 32 bits - NBMCIND:0xC7
Field Name
MCA_SAMPLE_RISE1_DQS0 (R)
Bits
0
Default
0x0
MCA_SAMPLE_RISE1_DQS1 (R)
4
0x0
Description
Channel A read strobe 0 sampled with first internal clock
rising edge
Channel A read strobe 1 sampled with first internal clock
rising edge
Memory controller A read strobe sampled by internal clock read back
43451 780G Register Reference Guide (Pub) Rev 1.01
2-284
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_MRS_PM - RW - 32 bits - NBMCIND:0xC8
Field Name
MCA_MODE_REG_PM
Bits
19:0
Default
0x0
MCA_INIT_CS_MRS_PM
23:20
0xf
MCA_DQ_TRANSFER_PM
27:24
0x3
MCA_DQS_ARRIVAL_PM
31:28
0x2
Memory controller A memory initialization power management
© 2009 Advanced Micro Devices, Inc.
Description
Value to be loaded in memory mode register in power
management mode
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized in power management mode
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
Channel N read data transfer from strobe flops to core clock
flops in power management mode
0=CL+0clock
1=CL+1clock
2=CL+2clock
3=CL+3clock
4=CL+4clock
Channel A input strobe reset removal edge in power
management mode
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
43451 780G Register Reference Guide (Pub) Rev 1.01
2-285
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_EMRS_PM - RW - 32 bits - NBMCIND:0xC9
Field Name
MCA_EXT_MODE_REG_PM
Bits
19:0
Default
0x10000
MCA_INIT_CS_EMRS_PM
23:20
0xf
MCA_INIT_DLL_PM
24
0x1
MCA_CKE_DYNAMIC_PM
25
0x0
MCA_TRST_DYNAMIC_PM
26
0x0
MCA_TRST_CK_PM
27
0x0
MCA_DQ_TRANSFER_FALL_PM
28
0x0
MCA_ODT_STALL_PM
29
0x0
MCA_2T_TIMING_PM
30
0x0
MCA_3T_TIMING_PM
31
0x0
Memory controller A memory initialization power management
43451 780G Register Reference Guide (Pub) Rev 1.01
2-286
Description
Value to be loaded in memory mode register in power
management mode.
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized in power management mode.
4'b0001= CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
Enables the execution of memory DLL reset mode register
command for power management mode initialization
sequence
Channel A CKE dynamic in power management
0=CKE high when enabled
1=CKE dynamic when enabled, high or low depending on
activity, active or precharge power down
Channel A all signals tristate when CKE low, except clock
runing and ODT low, active and precharge power down in
power management mode
0=Nominal
1=Tristate
Channel A tristate clock when tristate dynamic CKE low in
power management mode
0=Nominal
1=Tristate
Channel A read data transfer from strobe flops to negative
edge core clock flops in power management mode.
0=Use positive edge flops
1=Use negative edge flops
Channel A ODT stall first write in power management mode
0=No stall
1=Stall
Channel A timing in power management mode.
0=1T timing
1=2T timing
Channel A timing in power management mode.
0=1T timing
1=3T timing
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_EMRS2_PM - RW - 32 bits - NBMCIND:0xCA
Field Name
MCA_EXT2_MODE_REG_PM
Bits
19:0
Default
0x20000
MCA_INIT_CS_EMRS2_PM
23:20
0xf
MCA_ODTR_POSITION_PM
25:24
0x0
MCA_ODTR_LENGTH_PM
27:26
0x0
MCA_ODTW_POSITION_PM
29:28
0x0
MCA_ODTW_LENGTH_PM
31:30
0x0
Memory controller A memory initialization power management
© 2009 Advanced Micro Devices, Inc.
Description
Value to be loaded in memory mode register in power
management mode
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized in power management mode
4'b0001=CS0/
4'b0010= CS1/
4'b0100=CS2/
4'b1000=CS3/
Channel A ODT read position
When ODTX 0, read latency dependent
When ODTX 1, read command dependent
0=ODT start at RL-3 for ODTX 0, ODT start at RD for
ODTX1
1=ODT start at RL-2 for ODTX 0, ODT start at RD+1 for
ODTX 1
2=
3=
Channel A ODT read length in power management mode
0=ODT length BL/2+1
1=ODT length BL/2+2
2=
3=
Channel A ODT write position
When ODTX 0, write latency dependent
When ODTX 1, write command dependent
0=ODT start at WL-3 for ODTX 0, ODT start at WR for
ODTX1
1=ODT start at WL-2 for ODTX 0, ODT start at WR+1 for
ODTX 1
2=
3=
Channel A ODT write length in power management mode.
0=ODT length BL/2+1
1=ODT length BL/2+2
2=
3=
43451 780G Register Reference Guide (Pub) Rev 1.01
2-287
Northbridge Memory Controller Indirect Registers
MCA_MEMORY_INIT_EMRS3_PM - RW - 32 bits - NBMCIND:0xCB
Field Name
MCA_EXT3_MODE_REG_PM
Bits
19:0
Default
0x30000
MCA_INIT_CS_EMRS3_PM
23:20
0xf
MCA_DQS_PRE_PM
25:24
0x1
MCA_DQS_POST_PM
27:26
0x1
MCA_DQSX_PRE_PM
28
0x0
MCA_DQSX_POST_PM
29
0x0
RESERVED30
31:30
0x0
Memory controller A memory initialization power management
43451 780G Register Reference Guide (Pub) Rev 1.01
2-288
Description
Value to be loaded in memory mode register in power
management mode
Bits [14:0]=ADDRESS[14:0]
Bit [15]=RESERVED
Bits [18:16]=BANK[2:0]
Bit [19]=RESERVED
Channel A CS to be initialized in power management mode
4'b0001=CS0/
4'b0010=CS1/
4'b0100=CS2/
4'b1000=CS3/
Channel A strobe output preamble in power management
mode
0=0.5 clock
1=1 clock
2=1.5 clock
3=2 clock
Channel A strobe output postamble in power management
mode
0=0.5 clock
1=1 clock
2=1.5 clock
3=2 clock
Channel A DQS preamble pulse in power management
mode
0=As set with DQS_PRE
1=One clock reduced DQS_PRE
Channel A DQS postamble pulse in power management
mode
0=As set with DQS_POST
1=One clock reduced DQS_POST
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_TIMING_PARAMETERS_1_PM - RW - 32 bits - NBMCIND:0xCC
Field Name
MCA_RD_LAT_PM
Bits
3:0
Default
0x4
MCA_WR_LAT_PM
7:4
0x3
MCA_TRCDR_PM
11:8
0x8
MCA_TRCDW_PM
15:12
0x8
MCA_TRP_PM
19:16
0x8
MCA_TRTP_PM
23:20
0x4
© 2009 Advanced Micro Devices, Inc.
Description
Memory CAS Latency
0=0 clock (not supported)
1=1 clock (not supported)
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory Write Latency
0=0 clock (not supported)
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Active to Read delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Active to Write delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Precharge command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Internal Read to Precharge command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-289
Northbridge Memory Controller Indirect Registers
MCA_TWR_PM
27:24
0x8
Write recovery time
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
MCA_TRRD_PM
31:28
0x6
Active bank A to Active bank B command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory controller A timing parameters in power management mode, set 1
MCA_TIMING_PARAMETERS_2_PM - RW - 32 bits - NBMCIND:0xCD
Field Name
MCA_TRAS_PM
Bits
7:0
Default
0x18
Description
Active to Precharge command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
29=29 clock
30=30 clock
31=31 clock
MCA_TRC_PM
15:8
0x20
Row Cycle time. Active to Active/Auto-Refresh command
period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
125=125 clock
126=126 clock
127=127 clock
MCA_TRFC_PM
23:16
0x28
Auto-Refresh to Active/Auto-Refresh command period
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
125=125 clock
126=126 clock
127=127 clock
MCA_TREFI_PM
31:24
0x10
1 memory refresh is performed every TREFI*64 MCLK
cycles.
Memory controller A timing parameters in power management mode, set 2
MCA_TIMING_PARAMETERS_3_PM - RW - 32 bits - NBMCIND:0xCE
43451 780G Register Reference Guide (Pub) Rev 1.01
2-290
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
Field Name
MCA_TRTR_CS_PM
Bits
3:0
Default
0x1
MCA_TRTW_PM
7:4
0x2
MCA_TWTR_PM
11:8
0x4
MCA_TWTR_CS_PM
15:12
0x2
MCA_TWTW_CS_PM
19:16
0x1
MCA_TCCD_PM
23:20
0x2
© 2009 Advanced Micro Devices, Inc.
Description
Read to Read command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Read to Write bus turnaround
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Internal Write to Read command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Write to Read command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Write to Write command to different CS
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
CAS to CAS command delay
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-291
Northbridge Memory Controller Indirect Registers
MCA_TCKE_PM
27:24
0x3
CKE minimum high and low pulse width
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
MCA_TXP_PM
31:28
0x3
Exit precharge power down to any valid command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
4=4 clock
5=5 clock
6=6 clock
7=7 clock
Memory controller A timing parameters in power management mode, set 3
MCA_TIMING_PARAMETERS_4_PM - RW - 32 bits - NBMCIND:0xCF
Field Name
MCA_TXARDS_PM
Bits
3:0
Default
0x6
MCA_TAXPD_PM
7:4
0x8
MCA_TRPALL_PM
11:8
0x2
MCA_TFAW_PM
15:12
0x2
43451 780G Register Reference Guide (Pub) Rev 1.01
2-292
Description
Exit active power down to read command
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
ODT power down exit latency
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Precharge all for 8 bank memories
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
Back to back activate rolling window
0=0 clock
1=1 clock
2=2 clock
3=3 clock
…
13=13 clock
14=14 clock
15=15 clock
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_TZQCL_PM
19:16
0x8
Impedance calibration long timing, can be merged with DLL
time, x64 clocks
MCA_TZQCS_PM
23:20
0x4
Impedance calibration short timing, x64 clocks
MCA_TZQCI_PM
27:24
0x1
Impedance calibration interval, x256 refresh cycles
MCA_TMRD_PM
31:28
0x2
Mode register set command cycle time
0=0 clock
1=1 clock
...
15=15 clock
Memory controller A timing parameters in power management mode, set 4
MCA_IN_TIMING_DQS_3210_PM - RW - 32 bits - NBMCIND:0xD0
Field Name
MCA_DQS_ARRIVAL_0_PM
Bits
3:0
Default
0x2
RESERVED4
MCA_DQS_ARRIVAL_1_PM
7:4
11:8
0x0
0x2
Description
Channel A byte 0 input strobe reset removal edge in power
management mode
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
16=CL+4.00
17=CL+4.25
Channel A byte 1 input strobe reset removal edge in power
management mode
0=CL
1=CL+0.25
2=CL+0.50
3=CL+0.75
4=CL+1.00
5=CL+1.25
6=CL+1.50
7=CL+1.75
8=CL+2.00
9=CL+2.25
10=CL+2.50
11=CL+2.75
12=CL+3.00
13=CL+3.25
14=CL+3.50
15=CL+3.75
16=CL+4.00
17=CL+4.25
RESERVED12
15:12
0x0
Channel A input strobe gating timing in power management mode
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-293
Northbridge Memory Controller Indirect Registers
MCA_OUT_TIMING_DQ_PM - RW - 32 bits - NBMCIND:0xD2
Field Name
MCA_OUT_TIMING_DQ_B0_PM
Bits
3:0
Default
0x3
Description
Channel A byte 0 data and mask output timing in power
management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
MCA_OUT_TIMING_DQ_B1_PM
7:4
0x3
Channel A byte 1 data and mask output timing in power
management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A output data and mask timing in power management mode
MCA_OUT_TIMING_DQS_PM - RW - 32 bits - NBMCIND:0xD3
Field Name
MCA_OUT_TIMING_DQS_0_PM
Bits
3:0
Default
0x4
MCA_OUT_TIMING_DQS_1_PM
7:4
0x4
Channel A output strobe timing in power management mode
43451 780G Register Reference Guide (Pub) Rev 1.01
2-294
Description
Channel A byte 0 strobe output timing in power
management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
Channel A byte 1 strobe output timing in power
management mode
0 = -1 clock delay
1 = -3/4 clock delay
2 = -1/2 clock delay
3 = -1/4 clock delay
4 = 0 clock delay
5 = 1/4 clock delay
6 = 1/2 clock delay
7 = 3/4 clock delay
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_MX1X2X_DQ - RW - 32 bits - NBMCIND:0xD6
Field Name
MCA_MX1X2X_DQ_B0
Bits
1:0
Default
0x0
MCA_MX1X2X_DQ_B1
3:2
0x0
MCA_MX1X2X_DQ_B0_PM
17:16
0x0
MCA_MX1X2X_DQ_B1_PM
19:18
0x0
Channel A output data/mask phase range
Description
Channel A byte 0 output data/mask phase range
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
Channel A byte 1 output data/mask phase range
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
Channel A byte 0 output data/mask phase range in power
management mode
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
Channel A byte 1 output data/mask phase range in power
management mode
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
MCA_MX1X2X_DQS - RW - 32 bits - NBMCIND:0xD7
Field Name
MCA_MX1X2X_DQS_0
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
Default
0x0
Description
Channel A byte 0 output strobe phase range
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Yhree quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
43451 780G Register Reference Guide (Pub) Rev 1.01
2-295
Northbridge Memory Controller Indirect Registers
MCA_MX1X2X_DQS_1
3:2
0x0
MCA_MX1X2X_DQS_0_PM
17:16
0x0
MCA_MX1X2X_DQS_1_PM
19:18
0x0
Channel A output strobe phase range
Channel A byte 1 output strobe phase range
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
Channel A byte 0 output strobe phase range in power
management mode
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
Channel A byte 1 output strobe phase range in power
management mode
0=Nominal, inverted 1x clock
1=Quarter clock delay, 1x clock sampled with 2x rising
edge clock and resampled with 2x falling edge clock
2=Half clock delay, 1x clock
3=Three quarters clock delay, inverted 1x clock sampled
with 2x rising edge clock and resampled with 2x falling
edge clock
MCA_DLL_MASTER_0 - RW - 32 bits - NBMCIND:0xD8
Field Name
MCA_DLL_ADJ_MSTR_0
Bits
7:0
Default
0xa0
MCA_DLL_TSTCTRL_0
MCA_DLL_PWRDN_0
MCA_DLL_RESET_0
MCA_DLL_ADJ_MSTR_0_PM
13:8
14
15
23:16
0x0
0x0
0x0
0xa0
RESERVED24
MCA_DLL_BYPASS_0
MCA_DLL_BYPASS_0_PM
MCA_DLL_RESET_0_PM
Channel A byte 0 DLL master
28:24
29
30
31
0x0
0x0
0x0
0x0
Description
Channel A byte 0 DLL master
160 (0xA0)
Channel A byte 0 DLL test/control select
Channel A byte 0 DLL power down
Channel A byte 0 DLL reset
Channel A byte 0 DLL master in power management mode
160 (0xA0)
Channel A byte 0 DLL bypass
Channel A byte 0 DLL bypass in power management mode
Channel A byte 0 DLL reset in power management mode
MCA_DLL_MASTER_1 - RW - 32 bits - NBMCIND:0xD9
Field Name
MCA_DLL_ADJ_MSTR_1
Bits
7:0
Default
0xa0
MCA_DLL_TSTCTRL_1
MCA_DLL_PWRDN_1
MCA_DLL_RESET_1
MCA_DLL_ADJ_MSTR_1_PM
13:8
14
15
23:16
0x0
0x0
0x0
0xa0
RESERVED24
MCA_DLL_BYPASS_1
MCA_DLL_BYPASS_1_PM
MCA_DLL_RESET_1_PM
Channel A byte 1 DLL master
28:24
29
30
31
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-296
Description
Channel A byte 1 DLL master
160 (0xA0)
Channel A byte 1 DLL test/control select
Channel A byte 1 DLL power down
Channel A byte 1 DLL reset
Channel A byte 1 DLL master in power management mode
160 (0xA0)
Channel A byte 1 DLL bypass
Channel A byte 1 DLL bypass in power management mode
Channel A byte 1 DLL reset in power management mode
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_DLL_SLAVE_RD_0 - RW - 32 bits - NBMCIND:0xE0
Field Name
MCA_DLL_ADJ_DQSR_0
MCA_DLL_ADJ_DQSR_0_PM
Bits
7:0
Default
0x38
23:16
0x38
Channel A byte 0 input strobe phase
Description
Channel A byte 0 input strobe rising edge phase
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
Channel A byte 0 input strobe rising edge phase in power
management mode
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
MCA_DLL_SLAVE_RD_1 - RW - 32 bits - NBMCIND:0xE1
Field Name
MCA_DLL_ADJ_DQSR_1
MCA_DLL_ADJ_DQSR_1_PM
Bits
7:0
Default
0x38
23:16
0x38
Description
Channel A byte 1 input strobe rising edge phase
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
Channel A byte 1 input strobe rising edge phase in power
management mode
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
Channel A byte 1 input strobe phase
MCA_DLL_SLAVE_WR_0 - RW - 32 bits - NBMCIND:0xE8
Field Name
MCA_DLL_ADJ_DQ_B0
MCA_DLL_ADJ_DQ_B0_PM
Bits
7:0
Default
0x38
23:16
0x38
Channel A byte 0 output phase
Description
Channel A byte 0 data and mask output phase
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
Channel A byte 0 data and mask output phase in power
management mode
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
MCA_DLL_SLAVE_WR_1 - RW - 32 bits - NBMCIND:0xE9
Field Name
MCA_DLL_ADJ_DQ_B1
MCA_DLL_ADJ_DQ_B1_PM
Channel A byte 1 output phase
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x38
23:16
0x38
Description
Channel A byte 1 data and mask output phase
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
Channel A byte 1 data and mask output phase in power
management mode
56 (0x38), half 2x, quarter 1x
136 (0x88), full 2x, half 1x
43451 780G Register Reference Guide (Pub) Rev 1.01
2-297
Northbridge Memory Controller Indirect Registers
MCA_RESERVED_0 - RW - 32 bits - NBMCIND:0xF0
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_1 - RW - 32 bits - NBMCIND:0xF1
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_2 - RW - 32 bits - NBMCIND:0xF2
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_3 - RW - 32 bits - NBMCIND:0xF3
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_4 - RW - 32 bits - NBMCIND:0xF4
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_5 - RW - 32 bits - NBMCIND:0xF5
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
Description
MCA_RESERVED_6 - RW - 32 bits - NBMCIND:0xF6
Field Name
RESERVED
Memory controller reserved for future use
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-298
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Memory Controller Indirect Registers
MCA_RESERVED_7 - RW - 32 bits - NBMCIND:0xF7
Field Name
RESERVED
Memory controller reserved for future use
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-299
Northbridge Miscellaneous Indirect Registers
2.13
Northbridge Miscellaneous Indirect Registers
NB_CNTL - RW - 32 bits - NBMISCIND:0x0
Field Name
HIDE_NB_AGP_CAP
Bits
0
Default
0x0
HIDE_P2P_AGP_CAP
1
0x1
HIDE_NB_GART_BAR
2
0x0
HIDE_MMCFG_BAR
3
0x0
AGPMODE30
4
0x0
AGP30ENHANCED
5
0x0
NB_SB_CFG_EN
6
0x0
HWINIT_WR_LOCK
7
0x0
STRAP_MSI_ENABLE
10
0x1
13
14
31:16
0x0
0x0
0x0
TESTMODE_ENABLE (R)
COM_PORT_MODE (R)
ROM_CTRL_POST
HTIU performance counter 0
Description
Lower 32 bits of HTIU performance counter 0
0=Visible (Enable)
1=Hide (Disable)
0=Visible (Enable)
1=Hide (Disable)
0=Visible (Enable)
1=Hide (Disable)
0=Visible (Enable)
1=Hide (Disable)
0=Disable
1=Enable AGP3.0 REGISTER MODE
0=Disable
1=Enable ENHANCED AGP3.0 MODE
0=Disable
1=Enable
0=Disable
1=Enable
0=Disable
1=Enable
NB_IOC_DEBUG - RW - 32 bits - NBMISCIND:0x1
Field Name
SLI_OVERWRITE_EN
NB_IOC_DEBUG_RW
IOC_MultiReqVldErr (R)
IOC_MemMapCfgErr (R)
NB_IOC_DEBUG_RO (R)
Bits
0
15:1
16
17
31:18
Default
0x0
0x0
0x0
0x0
0x0
Description
NB_SPARE1 - RW - 32 bits - NBMISCIND:0x2
Field Name
NB_SPARE1_RW
NB_SPARE1_RO (R)
Bits
15:0
31:16
Default
0x0
0x0
Description
NB_STRAPS_READBACK_MUX - RW - 32 bits - NBMISCIND:0x3
SELECT
Field Name
Bits
7:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-300
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
NB_STRAPS_READBACK_DATA - R - 32 bits - NBMISCIND:0x4
Field Name
Bits
31:0
READ
Default
0x0
Description
DFT_CNTL0 - RW - 32 bits - NBMISCIND:0x5
Field Name
TEST_DEBUG_EN
SCAN_DEBUG_BUS_SELECT
TEST_DEBUG_OUT_EN
EN_GFX_NB_DUAL_OUT
NB_DUAL_OUT_SELECT
GFX_DUAL_OUT_SELECT
GFX_DEBUG_OUT_SELECT
NB_GFX_OUT_SELECT
UVD_JTAG_MODE
DC_TEST_DEBUG_OVERRIDE
GPIO_DEBUG_BUS_MUX_SEL0
GPIO_DEBUG_BUS_MUX_SEL1
GPIO_DEBUG_BUS_MUX_SEL2
GPIO_DEBUG_BUS_MUX_SEL3
Bits
0
4:1
8:5
9
10
11
12
13
14
15
19:16
23:20
27:24
31:28
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x2
0x3
Description
DFT_CNTL1 - RW - 32 bits - NBMISCIND:0x6
Field Name
TEST_DEBUG_COUNTER_EN
TEST_DEBUG_IN_EN
DEBUG_TESTCLKIN
TEST_CLK0_INV
DFT_MISC
DEBUG_BUS_LOCK_EN
COM_PORT_OE
COM_PORT_OUT
COM_PORT_IN (R)
Bits
0
1
2
3
14:4
15
17:16
19:18
20
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_PDNB_CNTL - RW - 32 bits - NBMISCIND:0x7
Field Name
ENABLE_CLKGATE_GFX_TXCLK
ENABLE_CLKGATE_GFX_TXCLK_L0S
ENABLE_CLKGATE_GFX_TXCLK_SND_
RCV
GFX_PERM2_TXCLK_STOP
ENABLE_CLKGATE_GPPSB_TXCLK
ENABLE_CLKGATE_GPPSB_TXCLK_L0
S
ENABLE_CLKGATE_GPPSB_TXCLK_S
ND_RCV
GPPSB_PERM2_TXCLK_STOP
ENABLE_CLKGATE_GPP_TXCLK
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
Default
0x0
0x0
0x0
3
4
5
0x0
0x0
0x0
6
0x0
7
8
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-301
Northbridge Miscellaneous Indirect Registers
ENABLE_CLKGATE_GPP_TXCLK_L0S
ENABLE_CLKGATE_GPP_TXCLK_SND
_RCV
GPP_PERM2_TXCLK_STOP
GFX_TXCLK_SND_RCV_0_SEL
GFX_TXCLK_SND_RCV_1_SEL
GFX_TXCLK_SND_RCV_2_SEL
GFX_TXCLK_SND_RCV_3_SEL
GFX_TXCLK_SEL
SPARE
IO_TXCLK_A_SEL
IO_TXCLK_B_SEL
IO_TXCLK_C_SEL
DISP_FIFO_RCLK0_SEL
DISP_FIFO_RCLK1_SEL
9
10
0x0
0x0
11
12
13
14
15
16
19:17
21:20
23:22
25:24
28:26
31:29
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
PCIE_LINK_CFG - RW - 32 bits - NBMISCIND:0x8
Field Name
SW_RESET_DURATION_GFX
ATOMIC_SW_RESET_GFX
RST_cor_reset_GFX
HOLD_TRAIN0_GFX
Bits
1:0
2
3
4
Default
0x0
0x0
0x0
0x1
5
0x1
6
7
11:8
0x0
0x0
0x0
RESERVED_GFX
RST_sty_reset_GFX
CALIB_RESET_GFX
12
13
14
0x0
0x0
0x0
GLOBAL_RESET_GFX
15
0x0
17:16
18
19
20
0x0
0x0
0x0
0x0
HOLD_TRAIN1_GPPSB
21
0x1
HOLD_TRAIN2_GPPSB
22
0x1
HOLD_TRAIN3_GPPSB
23
0x1
HOLD_TRAIN4_GPPSB
24
0x1
HOLD_TRAIN5_GPPSB
25
0x1
HOLD_TRAIN6_GPPSB
26
0x1
RST_reg_reset_GPPSB
RST_phy_reset_GPPSB
RST_sty_reset_GPPSB
CALIB_RESET_GPPSB
27
28
29
30
0x0
0x0
0x0
0x0
GLOBAL_RESET_GPPSB
31
0x0
HOLD_TRAIN1_GFX
RST_reg_reset_GFX
RST_phy_reset_GFX
MULTIPORT_CONFIG_GFX
SW_RESET_DURATION_GPPSB
ATOMIC_SW_RESET_GPPSB
RST_cor_reset_GPPSB
HOLD_TRAIN0_GPPSB
43451 780G Register Reference Guide (Pub) Rev 1.01
2-302
Description
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Port A only
1=Port A and Port B
0=Disable
1=Enable
0=Disable
1=Enable
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Allow Link Training
1=Hold (Prevent) Link Training
0=Disable
1=Enable
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
IOC_DMA_ARBITER - RW - 32 bits - NBMISCIND:0x9
Field Name
DMA_ARBITER
Bits
31:0
Default
0x0
Description
IOC_PCIE_CSR_Count - RW - 32 bits - NBMISCIND:0xA
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_CNTL - RW - 32 bits - NBMISCIND:0xB
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
C3STPCLKDectecEn
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
IOC_SB_SetPowEn
IOC_SetDMAInValidEn
IOC_SB_SetPMETurnOffEn
LockOrderingByPassDisable
DMAInvalidMode
CfgDat_Enable_NS_Ordering
CrsIDRdEn
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
7
8
9
10
11
12
13
16
17
18
19
20
21
22
23
24
26
27
28
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
Description
0=Enable
1=Disable
43451 780G Register Reference Guide (Pub) Rev 1.01
2-303
Northbridge Miscellaneous Indirect Registers
IOC_P2P_CNTL - RW - 32 bits - NBMISCIND:0xC
Field Name
Dev2BridgeDis
Dev3BridgeDis
Dev4BridgeDis
Dev5BridgeDis
Dev6BridgeDis
Dev7BridgeDis
GfxMetaCtl
SBMetaCtl
MsgMetaCtl
DLDownResetEn
NonDev0ToSBEn
GSMEnable
BMREQPinEnable
Dev9BridgeDis
Dev10BridgeDis
Dev11BridgeDis
Dev12BridgeDis
Bits
2
3
4
5
6
7
8
9
10
11
12
13
14
16
17
18
19
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x1
0x1
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOCIsocMapAddr_LO - RW - 32 bits - NBMISCIND:0xE
Field Name
IsocMapAdd_LO
Bits
31:6
Default
0x0
Description
IOCIsocMapAddr_HI - RW - 32 bits - NBMISCIND:0xF
Field Name
IsocMapAdd_HI
Bits
7:0
Default
0x0
Description
DFT_CNTL2 - RW - 32 bits - NBMISCIND:0x10
Field Name
TEST_DEBUG_READBACK (R)
AUX_DEBUG_BUS_MUX_SEL0
AUX_DEBUG_BUS_MUX_SEL1
AUX_DEBUG_BUS_MUX_SEL2
AUX_DEBUG_BUS_MUX_SEL3
Bits
15:0
19:16
23:20
27:24
31:28
Default
0x0
0x4
0x5
0x6
0x7
Description
NB_BUS_NUM_CNTL - RW - 32 bits - NBMISCIND:0x11
Field Name
NB_BUS_NUM
NB_BUS_LAT_Mode
Bits
7:0
8
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-304
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
PCIE_CORE_ARB - RW - 32 bits - NBMISCIND:0x12
Field Name
PCIE_GFX_ARB
PCIE_GPPSB_ARB
Bits
15:0
31:16
Default
0x5555
0x5555
Description
NB_TOM_PCI - RW - 32 bits - NBMISCIND:0x16
Field Name
SAME_AS_TOM_BIU
TOM_FOR_PCI
Bits
0
31:16
Default
0x1
0x0
Description
NB_MMIOBASE - RW - 32 bits - NBMISCIND:0x17
Field Name
Bits
31:8
MMIOBASE
Default
0x0
Description
NB_MMIOLIMIT - RW - 32 bits - NBMISCIND:0x18
Field Name
Bits
31:8
MMIOLIMIT
Default
0x0
Description
NB_BIF_SPARE - RW - 32 bits - NBMISCIND:0x1E
Field Name
CFG_BIF_SPARE
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
[31:10]=Unused
[9]=MSI_BE_FIX_DIS (A12)
[8]=CFG_BIF_BIOS_ROM_EN
[7]=BIF_MEM_AP_SIZE_STRAP_SEL
[6]=BIF_AUDIO_EN_STRAP_SEL
[5]=RCU_BIF_config_done
[4]=SLV_BD_RAD_FORCE_EN
[3]=SLV_BD_RAD_MWr4_DIS
[2]=SLV_BD_RAD_MWr3_DIS
[1]=CFG_BIF_MSI_EN
[0]=reg_BIF_RST_DIS
43451 780G Register Reference Guide (Pub) Rev 1.01
2-305
Northbridge Miscellaneous Indirect Registers
NB_INTERRUPT_PIN - RW - 32 bits - NBMISCIND:0x1F
Field Name
REG_AP_SIZE
GFX_INTERRUPT_PIN
F2_INTERRUPT_PIN
CFG_GC_IO_BAR_DIS
CFG_GC_64BAR_EN_A
CFG_GC_NONLEGACY_DEVICE_TYPE
_EN
BIF_PCIE_EN
Bits
1:0
2
3
4
5
6
Default
0x1
0x0
0x0
0x0
0x0
0x0
7
0x0
Description
NB_PROG_DEVICE_REMAP_0 - RW - 32 bits - NBMISCIND:0x20
Field Name
NB_PROG_DEVMAP_EN
IOC_PCIE_Dev_Remap_Dis
GPP_PORT2_DEVMAP
GPP_PORT3_DEVMAP
GPP_PORT4_DEVMAP
GPP_PORT5_DEVMAP
GPP_PORT6_DEVMAP
GPP_PORT7_DEVMAP
GPP_PORT9_DEVMAP
Bits
0
1
7:4
11:8
15:12
19:16
23:20
27:24
31:28
Default
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
NB_PROG_DEVICE_REMAP_1 - RW - 32 bits - NBMISCIND:0x21
Field Name
GPP_PORT10_DEVMAP
GPP_PORT11_DEVMAP
GPP_PORT12_DEVMAP
Bits
3:0
7:4
11:8
Default
0x0
0x0
0x0
Description
IOC_LAT_PERF_CNTR_CNTL - RW - 32 bits - NBMISCIND:0x30
Field Name
LAT_PERF_CNTR_EN
LAT_PERF_CNTR_FREEZE
LAT_PERF_PATH_SEL
LAT_PERF_CNTR_SEL
Bits
0
1
4:2
7:5
Default
0x0
0x0
0x0
0x0
Description
IOC_LAT_PERF_CNTR_OUT - R - 32 bits - NBMISCIND:0x31
Field Name
LAT_PERF_CNTR
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-306
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
PCIE_NBCFG_REG2 - RW - 32 bits - NBMISCIND:0x32
Field Name
PCIE_NBCFG_REG_31to0
Bits
31:0
Default
0x1
Description
PCIE_NBCFG_REG3 - RW - 32 bits - NBMISCIND:0x33
Field Name
PCIE_NBCFG_REG_63to32
Bits
31:0
Default
0x0
Description
PCIE_NBCFG_REG4 - RW - 32 bits - NBMISCIND:0x34
Field Name
PCIE_NBCFG_REG_95to64
Bits
31:0
Default
0xcbfa0022
Description
PCIE_NBCFG_REG5 - RW - 32 bits - NBMISCIND:0x35
Field Name
PCIE_NBCFG_REG_127to96
Bits
31:0
Default
0x18ca887
Description
PCIE_NBCFG_REG6 - RW - 32 bits - NBMISCIND:0x36
Field Name
PCIE_NBCFG_REG_159to128
Bits
31:0
Default
0xc63
Description
PCIE_NBCFG_REG7 - RW - 32 bits - NBMISCIND:0x37
Field Name
PCIE_NBCFG_REG_191to160
Bits
31:0
Default
0x200000
Description
PCIE_NBCFG_REG8 - RW - 32 bits - NBMISCIND:0x38
Field Name
PCIE_NBCFG_REG_223to192
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x94c3396
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-307
Northbridge Miscellaneous Indirect Registers
PCIE_NBCFG_REG9 - RW - 32 bits - NBMISCIND:0x39
Field Name
PCIE_NBCFG_REG_255to224
PCIE_NBCFG_REG_255to224
Bits
31:0
31:0
Default
0xb0b01c00
0xb0b01c00
Description
PCIE_NBCFG_REGA - RW - 32 bits - NBMISCIND:0x22
Field Name
PCIE_NBCFG_REG_287to256
Bits
31:0
Default
0x78
Description
PCIE_NBCFG_REGB - RW - 32 bits - NBMISCIND:0x23
Field Name
PCIE_NBCFG_REG_319to288
Bits
31:0
Default
0x8001600
Description
PCIE_NBCFG_REGC - RW - 32 bits - NBMISCIND:0x24
Field Name
PCIE_NBCFG_REG_351to320
Bits
31:0
Default
0x5af80a2e
Description
PCIE_NBCFG_REGD - RW - 32 bits - NBMISCIND:0x25
Field Name
PCIE_NBCFG_REG_383to352
Bits
31:0
Default
0x46300500
Description
PCIE_NBCFG_REGE - RW - 32 bits - NBMISCIND:0x26
Field Name
PCIE_NBCFG_REG_415to384
Bits
31:0
Default
0x6
Description
PCIE_NBCFG_REGF - RW - 32 bits - NBMISCIND:0x27
Field Name
PCIE_TX_MUX_LEVEL1_0
PCIE_TX_MUX_LEVEL1_1
PCIE_TX_MUX_LEVEL1_2
PCIE_TX_MUX_LEVEL1_3
PCIE_TX_MUX_LEVEL2_0
Bits
0
1
2
3
4
Default
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-308
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
PCIE_TX_MUX_LEVEL2_1
PCIE_TX_MUX_LEVEL2_2
PCIE_TX_MUX_LEVEL2_3
PCIE_RX_MUX_SEL0
PCIE_RX_MUX_SEL1
PCIE_RX_MUX_SEL2
PCIE_RX_MUX_SEL3
REG_B_P90TX_DRV_STR_A
REG_B_P90TX_DRV_STR_B
REG_B_P90TX_DRV_STR_C
REG_B_PG2TX_CLK_DIV_A
REG_B_PG2TX_CLK_DIV_B
REG_B_PG2TX_CLK_DIV_C
PCIE_DISP_FIFO_NChg3En
5
6
7
9:8
11:10
13:12
15:14
17:16
19:18
21:20
24:22
27:25
30:28
31
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
PCIE_NBCFG_REG10 - RW - 32 bits - NBMISCIND:0x28
Field Name
Reg_Turn_Off_Both_PLLs
WRESET_FIFO1
RRESET_FIFO1
WRESET_FIFO2
RRESET_FIFO2
B_PREFCLK_SEL_A
B_PREFCLK_SEL_B
B_PREFCLK_SEL_C
DISP_LINK_CLK_SEL
PCIE_TX_MUX_LEVEL0
SPARE0
PCIE_DDI_MUX_LEVEL0_1
PCIE_DDI_MUX_LEVEL0_2
PCIE_DDI_MUX_LEVEL1_0
PCIE_DDI_MUX_LEVEL1_1
PCIE_DDI_MUX_LEVEL1_2
PCIE_DDI_MUX_LEVEL1_3
REG_B_PRX_PDNB_D
PCIE_DISP_FIFO_CfgDualLink
SDVO_CLK_lane3_SEL
SDVO_CLK_lane7_SEL
SDVO_CLK_lane11_SEL
SDVO_CLK_lane12_SEL
SPARE
REG_B_PTX_BYPASS_EN_A2
REG_B_PTX_BYPASS_EN_B2
Bits
1:0
2
3
4
5
7:6
9:8
11:10
13:12
14
15
16
17
18
19
20
21
22
23
24
25
26
27
29:28
30
31
Default
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_NBCFG_REG11 - RW - 32 bits - NBMISCIND:0x29
Field Name
REG_B_PTX_CM_HIGHI_A
REG_B_PTX_EN_A
REG_B_PTX_PDNB_A
REG_B_PRX_PDNB_A
REG_B_P90PLL_CLKF_A
REG_B_PG2RX_CLK_DIV_A
REG_B_P90PLL_IBIAS_A
REG_B_PPLL_PDNB_A
REG_B_PG2PLL_TMDS_MODE_A
REG_B_PTX_BYPASS_EN_A
REG_B_PG2PLL_1X_CLK_DIV_A
© 2009 Advanced Micro Devices, Inc.
Bits
3:0
4
5
6
13:7
15:14
25:16
26
27
28
31:29
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-309
Northbridge Miscellaneous Indirect Registers
PCIE_NBCFG_REG12 - RW - 32 bits - NBMISCIND:0x2A
Field Name
REG_B_PTX_CM_HIGHI_B
REG_B_PTX_EN_B
REG_B_PTX_PDNB_B
REG_B_PRX_PDNB_B
REG_B_P90PLL_CLKF_B
REG_B_PG2RX_CLK_DIV_B
REG_B_P90PLL_IBIAS_B
REG_B_PPLL_PDNB_B
REG_B_PG2PLL_TMDS_MODE_B
REG_B_PTX_BYPASS_EN_B
REG_B_PG2PLL_1X_CLK_DIV_B
Bits
3:0
4
5
6
13:7
15:14
25:16
26
27
28
31:29
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_NBCFG_REG13 - RW - 32 bits - NBMISCIND:0x2B
Field Name
REG_B_PTX_CM_HIGHI_C
REG_B_PTX_EN_C
REG_B_PTX_PDNB_C
REG_B_PRX_PDNB_C
REG_B_P90PLL_CLKF_C
REG_B_PG2RX_CLK_DIV_C
REG_B_P90PLL_IBIAS_C
REG_B_PPLL_PDNB_C
REG_B_PG2PLL_TMDS_MODE_C
REG_B_PTX_BYPASS_EN_C
REG_B_PG2PLL_1X_CLK_DIV_C
Bits
3:0
4
5
6
13:7
15:14
25:16
26
27
28
31:29
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_NBCFG_REG14 - RW - 32 bits - NBMISCIND:0x2C
Field Name
REG_B_P90TX_DEEMPH_STR_A
REG_B_P90TX_DEEMPH_STR_B
REG_B_P90TX_DEEMPH_STR_C
REG_B_PTX_DEEMPH_EN_A
REG_B_PTX_DEEMPH_EN_B
REG_B_PTX_DEEMPH_EN_C
REG_B_PRX_NC_DATA_EN_0
REG_B_PRX_NC_DATA_EN_15
REG_B_PTX_BYPASS_EN_D
RX_ASRT_DET_CNTL_INT_EN_CH0
RX_ASRT_DET_CNTL_INT_EN_CH1
Bits
7:0
15:8
23:16
24
25
26
27
28
29
30
31
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_NBCFG_REG17 - RW - 32 bits - NBMISCIND:0x2F
Field Name
REG_B_P90PLL_CLKR_A
REG_B_P90PLL_CLKR_B
REG_B_P90PLL_CLKR_C
SPARE
B_PTX_PDNB_0
Bits
4:0
9:5
14:10
15
16
Default
0x0
0x0
0x0
0x0
0x1
43451 780G Register Reference Guide (Pub) Rev 1.01
2-310
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
B_PTX_PDNB_1
B_PTX_PDNB_2
B_PTX_PDNB_3
B_PTX_PDNB_4
B_PTX_PDNB_5
B_PTX_PDNB_6
B_PTX_PDNB_7
B_PTX_PDNB_8
B_PTX_PDNB_9
B_PTX_PDNB_10
B_PTX_PDNB_11
B_PTX_PDNB_12
B_PTX_PDNB_13
B_PTX_PDNB_14
B_PTX_PDNB_15
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
PCIE_NBCFG_REG15 - RW - 32 bits - NBMISCIND:0x2D
Field Name
SW_RESET_DURATION_GPP
ATOMIC_SW_RESET_GPP
RST_cor_reset_GPP
HOLD_TRAIN0_GPP
HOLD_TRAIN1_GPP
RESERVED
LINK_CONFIG
RST_reg_reset_GPP
RST_phy_reset_GPP
RST_sty_reset_GPP
CALIB_RESET_GPP
GLOBAL_RESET_GPP
RX_ASRT_DET_CNTL_INT_DEASRT_C
OUNT
RX_ASRT_DET_CNTL_INT_ASRT_COU
NT
Bits
1:0
2
3
4
5
6
10:7
11
12
13
14
15
23:16
Default
0x0
0x0
0x0
0x1
0x1
0x0
0x3
0x0
0x0
0x0
0x0
0x0
0x0
31:24
0x0
Description
PCIE_NBCFG_REG16 - RW - 32 bits - NBMISCIND:0x2E
Field Name
B_PPLL_PDNB_FEN_GFX_A
B_PPLL_PDNB_FEN_GFX_B
B_PPLL_PDNB_FEN_GFX_C
SPARE0
B_PPLL_PDNB_FDIS_GFX_A
B_PPLL_PDNB_FDIS_GFX_B
B_PPLL_PDNB_FDIS_GFX_C
SPARE1
B_P90PLL_BUF_PDNB_TX_FEN_GFX_
A
B_P90PLL_BUF_PDNB_TX_FEN_GFX_
B
B_P90PLL_BUF_PDNB_TX_FEN_GFX_
C
SPARE2
B_P90PLL_BUF_PDNB_RX_FEN_GFX_
A
B_P90PLL_BUF_PDNB_RX_FEN_GFX_
B
B_P90PLL_BUF_PDNB_RX_FEN_GFX_
C
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
6
7
8
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
9
0x0
10
0x0
11
12
0x0
0x0
13
0x0
14
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-311
Northbridge Miscellaneous Indirect Registers
SPARE3
B_P90PLL_BUF_PDNB_TX_FDIS_GFX_
A
B_P90PLL_BUF_PDNB_TX_FDIS_GFX_
B
B_P90PLL_BUF_PDNB_TX_FDIS_GFX_
C
SPARE4
B_P90PLL_BUF_PDNB_RX_FDIS_GFX_
A
B_P90PLL_BUF_PDNB_RX_FDIS_GFX_
B
B_P90PLL_BUF_PDNB_RX_FDIS_GFX_
C
B_PPLL_PDNB_FEN_GPPSB
B_P90PLL_BUF_PDNB_TX_FEN_GPPS
B
B_P90PLL_BUF_PDNB_RX_FEN_GPPS
B
B_PPLL_PDNB_FEN_GPP
B_PPLL_PDNB_FDIS_GPP
B_P90PLL_BUF_PDNB_TX_FEN_GPP
B_P90PLL_BUF_PDNB_RX_FEN_GPP
B_P90PLL_BUF_PDNB_TX_FDIS_GPP
B_P90PLL_BUF_PDNB_RX_FDIS_GPP
15
16
0x0
0x0
17
0x0
18
0x0
19
20
0x0
0x0
21
0x0
22
0x0
23
24
0x0
0x0
25
0x0
26
27
28
29
30
31
0x0
0x0
0x0
0x0
0x0
0x0
NB_BROADCAST_BASE_LO - RW - 32 bits - NBMISCIND:0x3A
Field Name
GPU_FB_BROADCAST_BASE_LO
Bits
31:20
Default
0x0
Description
NB_BROADCAST_BASE_HI - RW - 32 bits - NBMISCIND:0x3B
Field Name
GPU_FB_BROADCAST_BASE_HI
Bits
31:0
Default
0x0
Description
NB_BROADCAST_CNTL - RW - 32 bits - NBMISCIND:0x3C
Field Name
GPU_FB_BROADCAST_SIZE
GPU_FB_BROADCAST_PRIMARY
GPU_FB_BROADCAST_EN
GPU_FB_BROADCAST_OFFSET
Bits
7:0
8
9
31:12
Default
0x0
0x0
0x0
0x0
Description
NB_APIC_P2P_CNTL - RW - 32 bits - NBMISCIND:0x3D
Field Name
APIC_D2_Enable
APIC_D3_Enable
APIC_D4_Enable
APIC_D5_Enable
APIC_D6_Enable
Bits
0
1
2
3
4
Default
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-312
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
APIC_D7_Enable
APIC_D9_Enable
APIC_D10_Enable
APIC_D11_Enable
APIC_D12_Enable
5
6
7
8
9
0x0
0x0
0x0
0x0
0x0
NB_APIC_P2P_RANGE_0 - RW - 32 bits - NBMISCIND:0x3E
Field Name
APIC_D2_Range
APIC_D3_Range
APIC_D4_Range
APIC_D5_Range
Bits
7:0
15:8
23:16
31:24
Default
0x0
0x0
0x0
0x0
Description
NB_APIC_P2P_RANGE_1 - RW - 32 bits - NBMISCIND:0x3F
Field Name
APIC_D6_Range
APIC_D7_Range
APIC_D9_Range
APIC_D10_Range
Bits
7:0
15:8
23:16
31:24
Default
0x0
0x0
0x0
0x0
Description
GPIO_PAD - RW - 32 bits - NBMISCIND:0x40
Field Name
GPIO_TMDS_HPD_OR
GPIO_DDC_DATA_OR
GPIO_I2C_CLK_OR
GPIO_I2C_DATA_OR
GPIO_STRP_DATA_OR
GPIO_DAC_SDA_OR
GPIO_DAC_HSYNC_OR
GPIO_DAC_VSYNC_OR
GPIO_LVDS_ENA_BL_OR
GPIO_LVDS_DIGON_OR
GPIO_LVDS_BLON_OR
GPIO_CPU_SLPb_OR
GPIO_HPD_OR
PAD_0_spare_15_13
GPIO_TMDS_HPD_A
GPIO_DDC_DATA_A
GPIO_I2C_CLK_A
GPIO_I2C_DATA_A
GPIO_STRP_DATA_A
GPIO_DAC_SDA_A
GPIO_DAC_HSYNC_A
GPIO_DAC_VSYNC_A
GPIO_LVDS_ENA_BL_A
GPIO_LVDS_DIGON_A
GPIO_LVDS_BLON_A
GPIO_CPU_SLPb_A
GPIO_HPD_A
PAD_0_spare_31_29
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
15:13
16
17
18
19
20
21
22
23
24
25
26
27
28
31:29
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-313
Northbridge Miscellaneous Indirect Registers
GPIO_PAD_CNTL_PU_PD - RW - 32 bits - NBMISCIND:0x41
Field Name
GPIO_TMDS_HPD_PU
GPIO_DDC_DATA_PU
GPIO_I2C_CLK_PU
GPIO_I2C_DATA_PU
GPIO_STRP_DATA_PU
GPIO_DAC_SDA_PU
GPIO_DAC_HSYNC_PU
GPIO_DAC_VSYNC_PU
GPIO_LVDS_ENA_BL_PU
GPIO_LVDS_DIGON_PU
GPIO_LVDS_BLON_PU
GPIO_CPU_SLPb_PU
GPIO_HPD_PU
spare_15_13
GPIO_TMDS_HPD_PD
GPIO_DDC_DATA_PD
GPIO_I2C_CLK_PD
GPIO_I2C_DATA_PD
GPIO_STRP_DATA_PD
GPIO_DAC_SDA_PD
GPIO_DAC_HSYNC_PD
GPIO_DAC_VSYNC_PD
GPIO_LVDS_ENA_BL_PD
GPIO_LVDS_DIGON_PD
GPIO_LVDS_BLON_PD
GPIO_CPU_SLPb_PD
GPIO_HPD_PD
spare_31_29
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
15:13
16
17
18
19
20
21
22
23
24
25
26
27
28
31:29
Default
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
GPIO_PAD_SCHMEM_OE - RW - 32 bits - NBMISCIND:0x42
Field Name
GPIO_TMDS_HPD_SCHMEN
GPIO_DDC_DATA_SCHMEN
GPIO_I2C_CLK_SCHMEN
GPIO_I2C_DATA_SCHMEN
GPIO_STRP_DATA_SCHMEN
GPIO_DAC_SDA_SCHMEN
GPIO_DAC_HSYNC_SCHMEN
GPIO_DAC_VSYNC_SCHMEN
GPIO_LVDS_ENA_BL_SCHMEN
GPIO_LVDS_DIGON_SCHMEN
GPIO_LVDS_BLON_SCGMEN
GPIO_CPU_SLPb_SCHMEN
GPIO_HPD_SCHMEN
spare_15_13
GPIO_TMDS_HPD_OE
GPIO_DDC_DATA_OE
GPIO_I2C_CLK_OE
GPIO_I2C_DATA_OE
GPIO_STRP_DATA_OE
GPIO_DAC_SDA_OE
GPIO_DAC_HSYNC_OE
GPIO_DAC_VSYNC_OE
GPIO_LVDS_ENA_BL_OE
GPIO_LVDS_DIGON_OE
GPIO_LVDS_BLON_OE
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
15:13
16
17
18
19
20
21
22
23
24
25
26
Default
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-314
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
GPIO_CPU_SLPb_OE
GPIO_HPD_OE
spare_31_29
27
28
31:29
0x0
0x0
0x0
GPIO_PAD_SP_SN - RW - 32 bits - NBMISCIND:0x43
Field Name
GPIO_SRP
GPIO_SRN
GPIO_SP_3
GPIO_SP_2
GPIO_SP_1
GPIO_SP_0
GPIO_SN_3
GPIO_SN_2
GPIO_SN_1
GPIO_SN_0
GPIO_HPD_SRN
GPIO_HPD_SRP
Bits
0
1
2
3
4
5
6
7
8
9
10
11
Default
0x1
0x1
0x0
0x0
0x1
0x1
0x0
0x0
0x1
0x1
0x1
0x1
Description
DFT_VIP_IO_GPIO - RW - 32 bits - NBMISCIND:0x44
Field Name
DFT_GPIO_OE
DFT_GPIO_A
DFT_GPIO_Y (R)
VIP_IO_TVCLKIN_GPIO_EN
VIP_IO_TVCLKIN_GPIO_A
VIP_IO_TVCLKIN_GPIO_Y (R)
Bits
5:0
13:8
21:16
24
25
26
Default
0x0
0x0
0x0
0x0
0x0
0x1
Description
DFT_VIP_IO_GPIO_OR - RW - 32 bits - NBMISCIND:0x45
Field Name
DFT_GPIO_OR
VIP_IO_TVCLKIN_GPIO_OR
Bits
5:0
8
Default
0x0
0x0
Description
IOC_PCIE_D2_CSR_Count - RW - 32 bits - NBMISCIND:0x50
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D2_CNTL - RW - 32 bits - NBMISCIND:0x51
Field Name
DmaFixRelaxOrder
© 2009 Advanced Micro Devices, Inc.
Bits
0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-315
Northbridge Miscellaneous Indirect Registers
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
IOC_PCIE_D3_CSR_Count - RW - 32 bits - NBMISCIND:0x52
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D3_CNTL - RW - 32 bits - NBMISCIND:0x53
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D4_CSR_Count - RW - 32 bits - NBMISCIND:0x54
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D4_CNTL - RW - 32 bits - NBMISCIND:0x55
Field Name
DmaFixRelaxOrder
DmaForceSnoop
Bits
0
1
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-316
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
2
3
7
8
9
10
11
12
13
16
17
18
19
20
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
IOC_PCIE_D5_CSR_Count - RW - 32 bits - NBMISCIND:0x56
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D5_CNTL - RW - 32 bits - NBMISCIND:0x57
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D6_CSR_Count - RW - 32 bits - NBMISCIND:0x58
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D6_CNTL - RW - 32 bits - NBMISCIND:0x59
Field Name
DmaFixRelaxOrder
DmaForceSnoop
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
Default
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-317
Northbridge Miscellaneous Indirect Registers
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
2
3
7
8
9
10
11
12
13
16
17
18
19
20
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
IOC_PCIE_D7_CSR_Count - RW - 32 bits - NBMISCIND:0x5A
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D7_CNTL - RW - 32 bits - NBMISCIND:0x5B
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D9_CSR_Count - RW - 32 bits - NBMISCIND:0x5C
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D9_CNTL - RW - 32 bits - NBMISCIND:0x5D
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
Bits
0
1
2
Default
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-318
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
3
7
8
9
10
11
12
13
16
17
18
19
20
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
IOC_PCIE_D10_CSR_Count - RW - 32 bits - NBMISCIND:0x5E
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D10_CNTL - RW - 32 bits - NBMISCIND:0x5F
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_PCIE_D11_CSR_Count - RW - 32 bits - NBMISCIND:0x60
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D11_CNTL - RW - 32 bits - NBMISCIND:0x61
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
Default
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-319
Northbridge Miscellaneous Indirect Registers
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
3
7
8
9
10
11
12
13
16
17
18
19
20
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
IOC_PCIE_D12_CSR_Count - RW - 32 bits - NBMISCIND:0x62
Field Name
CsrDelayCount
CsrLimitCount
Bits
23:0
31:24
Default
0x0
0x0
Description
IOC_PCIE_D12_CNTL - RW - 32 bits - NBMISCIND:0x63
Field Name
DmaFixRelaxOrder
DmaForceSnoop
DmaFixAttrEn
P2pDis
BMSetDis
XactOrder
BlockNonSp
BlockSnoop
MstRelaxOrder
MstRelaxOrderEn
MstNSoopEn
ExtDevPlug
ExtDevCsrEn
CsrEnable
IntSelMod
SetPowEn
Bits
0
1
2
3
7
8
9
10
11
12
13
16
17
18
19
20
Default
0x0
0x0
0x0
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
StrapsOutputMux_0 - RW - 32 bits - NBMISCIND:0x70
Field Name
StrapsOutputMux_0
Bits
31:0
Default
0x0
Description
StrapsOutputMux_1 - RW - 32 bits - NBMISCIND:0x71
Field Name
StrapsOutputMux_1
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-320
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
StrapsOutputMux_2 - RW - 32 bits - NBMISCIND:0x72
Field Name
StrapsOutputMux_2
Bits
31:0
Default
0x0
Description
StrapsOutputMux_3 - RW - 32 bits - NBMISCIND:0x73
Field Name
StrapsOutputMux_3
Bits
31:0
Default
0x0
Description
StrapsOutputMux_4 - RW - 32 bits - NBMISCIND:0x64
Field Name
StrapsOutputMux_4
Bits
31:0
Default
0x0
Description
StrapsOutputMux_5 - RW - 32 bits - NBMISCIND:0x65
Field Name
StrapsOutputMux_5
Bits
31:0
Default
0x0
Description
StrapsOutputMux_6 - RW - 32 bits - NBMISCIND:0x66
Field Name
StrapsOutputMux_6
Bits
31:0
Default
0x0
Description
StrapsOutputMux_7 - RW - 32 bits - NBMISCIND:0x67
Field Name
StrapsOutputMux_7
Bits
31:0
Default
0x0
Description
StrapsOutputMux_8 - RW - 32 bits - NBMISCIND:0x68
Field Name
StrapsOutputMux_8
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-321
Northbridge Miscellaneous Indirect Registers
StrapsOutputMux_9 - RW - 32 bits - NBMISCIND:0x69
Field Name
StrapsOutputMux_9
Bits
31:0
Default
0x0
Description
StrapsOutputMux_A - RW - 32 bits - NBMISCIND:0x6A
Field Name
StrapsOutputMux_A
Bits
31:0
Default
0x0
Description
StrapsOutputMux_B - RW - 32 bits - NBMISCIND:0x6B
Field Name
StrapsOutputMux_B
Bits
31:0
Default
0x0
Description
StrapsOutputMux_C - RW - 32 bits - NBMISCIND:0x6C
Field Name
StrapsOutputMux_C
Bits
31:0
Default
0x0
Description
StrapsOutputMux_D - RW - 32 bits - NBMISCIND:0x6D
Field Name
StrapsOutputMux_D
Bits
31:0
Default
0x0
Description
StrapsOutputMux_E - RW - 32 bits - NBMISCIND:0x6E
Field Name
StrapsOutputMux_E
Bits
31:0
Default
0x0
Description
StrapsOutputMux_F - RW - 32 bits - NBMISCIND:0x6F
Field Name
StrapsOutputMux_F
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-322
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
SCRATCH_4 - RW - 32 bits - NBMISCIND:0x74
Field Name
Bits
31:0
SCRATCH_4
Default
0x0
Description
SCRATCH_5 - RW - 32 bits - NBMISCIND:0x75
SCRATCH_5
Field Name
Bits
31:0
Default
0x0
Description
SCRATCH_6 - RW - 32 bits - NBMISCIND:0x76
SCRATCH_6
Field Name
Bits
31:0
Default
0x0
Description
SCRATCH_7 - RW - 32 bits - NBMISCIND:0x77
SCRATCH_7
Field Name
Bits
31:0
Default
0x0
Description
SCRATCH_8 - RW - 32 bits - NBMISCIND:0x78
SCRATCH_8
Field Name
Bits
31:0
Default
0x0
Description
SCRATCH_9 - RW - 32 bits - NBMISCIND:0x79
SCRATCH_9
Field Name
Bits
31:0
Default
0x0
Description
DFT_CNTL3 - RW - 32 bits - NBMISCIND:0x7B
Field Name
TEST_DEBUG_IDSEL_3
TEST_DEBUG_MUX_3
TEST_DEBUG_COUNTER_EN_3
TEST_DEBUG_CLK0_INV
TEST_DEBUG_MULTIBLOCK_EN
© 2009 Advanced Micro Devices, Inc.
Bits
6:0
12:7
14
15
16
Default
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-323
Northbridge Miscellaneous Indirect Registers
TEST_DEBUG_BUS_BLK1
TEST_DEBUG_BUS_BLK2
TEST_DEBUG_MUX_BLK2
TEST_DEBUG_IDSEL_BLK2
17
18
24:19
31:25
0x0
0x0
0x0
0x0
DFT_CNTL4 - RW - 32 bits - NBMISCIND:0x1D
Field Name
dbg_block_select_0
dbg_group_select_0
dbg_mux_select_0
dbg_block_select_1
dbg_group_select_1
dbg_mux_select_1
dbg_control_load
TC_OVERRIDE_for_GFX_debug_bus
Reserved
Bits
5:0
10:6
11
17:12
22:18
23
24
25
31:26
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
IOC_JTAG_CNTL - RW - 32 bits - NBMISCIND:0x47
Field Name
JTAGARB_DEL
Bits
15:0
Default
0xb
Description
PCIE_GFX_P2P_CONTROL - RW - 32 bits - NBMISCIND:0x48
Field Name
D2P2PSnoopMode
D3P2PSnoopMode
D11P2PSnoopMode
D12P2PSnoopMode
D2P2PRelaxMode
D3P2PRelaxMode
D11P2PRelaxMode
D12P2PRelaxMode
P2PPcieDis
GFX_DisBuffer
GFX2_DisBuffer
Eff_rr_mod
CfgPciC_DisP2pLock
Eff_mask
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
31:16
Default
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x1
0x0
0x0
0x0
0x0
0xffff
Description
PCIE_GFX_P2P_ARBITRER_CONTROL - RW - 32 bits - NBMISCIND:0x49
Eff_size_a
Eff_size_b
Eff_size_c
Field Name
Bits
7:0
15:8
23:16
Default
0x4
0x4
0x8
43451 780G Register Reference Guide (Pub) Rev 1.01
2-324
Description
© 2009 Advanced Micro Devices, Inc.
Northbridge Miscellaneous Indirect Registers
GPIO_SDVO_HPD - RW - 32 bits - NBMISCIND:0x4A
Field Name
GPIO_SDVO_HPD_SEL
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-325
PCIE Indirect Registers
2.14
PCIE Indirect Registers
PCIE_RESERVED - R - 32 bits - PCIEIND:0x0
Field Name
PCIE_RESERVED
Reserved
Bits
31:0
Default
0xffffffff
Description
Reserved
PCIE_SCRATCH - RW - 32 bits - PCIEIND:0x1
Field Name
PCIE_SCRATCH
Software test register
Bits
31:0
Default
0x0
Software test register
Description
PCIE_HW_DEBUG - RW - 32 bits - PCIEIND:0x2
Field Name
HW_00_DEBUG
HW_01_DEBUG
HW_02_DEBUG
HW_03_DEBUG
HW_04_DEBUG
HW_05_DEBUG
HW_06_DEBUG
HW_07_DEBUG
HW_08_DEBUG
HW_09_DEBUG
HW_10_DEBUG
HW_11_DEBUG
HW_12_DEBUG
HW_13_DEBUG
HW_14_DEBUG
HW_15_DEBUG
Hardware debug register
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Default
0x0
0x1
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
Bit [0]
Bit [1]
Bit [2]
Bit [3]
Bit [4]
Bit [5]
Bit [6]
Bit [7]
Bit [8]
Bit [9]
Bit [10]
Bit [11]
Bit [12]
Bit [13]
Bit [14]
Bit [15]
PCIE_RX_NUM_NACK - R - 32 bits - PCIEIND:0xE
Field Name
RX_NUM_NACK
Num nacks received
Bits
31:0
Default
0x0
Description
Total number of nacks received
PCIE_RX_NUM_NACK_GENERATED - R - 32 bits - PCIEIND:0xF
Field Name
RX_NUM_NACK_GENERATED
Num nacks generated
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-326
Description
Total number of nacks generated
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_CNTL - RW - 32 bits - PCIEIND:0x10
Field Name
HWINIT_WR_LOCK
Bits
0
Default
0x0
7
9
12:10
0x0
0x0
0x2
RX_SB_COMPLETE_FULL_FIX
RX_SB_REJECT_IF_FULL
RX_RCB_REORDER_EN
13
14
16
0x1
0x0
0x1
RX_RCB_INVALID_SIZE_DIS
RX_RCB_UNEXP_CPL_DIS
RX_RCB_CPL_TIMEOUT_TEST_MODE
RX_RCB_CHANNEL_ORDERING
17
18
19
20
0x1
0x0
0x0
0x0
RX_RCB_WRONG_ATTR_DIS
21
0x1
RX_RCB_WRONG_FUNCNUM_DIS
22
0x1
LC_PREVENT_SPD_CHG_OVERLAP
23
0x1
29:24
31
0x0
0x1
UR_ERR_REPORT_DIS
PCIE_HT_NP_MEM_WRITE
RX_SB_ADJ_PAYLOAD_SIZE
TX_CPL_DEBUG
RX_CPL_POSTED_REQ_ORD_EN
Description
Hardware write lock
0=HWInit registers unlocked
1=Lock HWInit registers
UR error reporting disable for TX
Memory write mapping enable
SB payload size
2=16 bytes
3=32 bytes
4=64 bytes
RCB ordering enable
0=No re-ordering
1=Re-ordering
RCB invalid size disable
RCB unexpect cpl disable
RCB cpl timeout test mode
GFX only
1=Completion reordering within Snooped/Non-Snooped
channel
0=Completion reordering both channels together (default)
RCB invalid attributes check for received completions
disable
RCB invalid function number check for received
completions disable
Prevents two speed change requests in opposite directions
during the same clock cycle
CPL debug
CPL request ordering enable
0=Disable RX request ordering
1=Enable RX request ordering
PCIExpress control register
PCIE_CONFIG_CNTL - RW - 32 bits - PCIEIND:0x11
Field Name
DYN_CLK_LATENCY
PCIExpress Configuration Control Register
© 2009 Advanced Micro Devices, Inc.
Bits
3:0
Default
0x7
Description
Dynamic Clock Latency
43451 780G Register Reference Guide (Pub) Rev 1.01
2-327
PCIE Indirect Registers
PCIE_DEBUG_CNTL - RW - 32 bits - PCIEIND:0x12
Field Name
DEBUG_PORT_EN
DEBUG_SELECT
DEBUG_LANE_EN
Bits
7:0
Default
0x1
8
0x0
31:16
0x1
Debug Bus Control Register
Description
Debug Bus Port Enable
1=Port A
2=Port B
4=Port C
8=Port D
16=Port E
32=Port F
64=Port G
128=Port H
Debug Bus Select. This is for additional muxing (e.g. VC0
vs. VC1)
Debug Lane Enable
Lane0=1
Lane1=2
Lane2=4
Lane3=8
Lane4=16
Lane5=32
Lane6=64
Lane7=128
Lane8=256
Lane9=512
Lane10=1024
Lane11=2048
Lane12=4096
Lane13=8192
Lane14=16384
Lane15=32768
PCIE_RTR_CPL_TIMEOUT_STATUS - RW - 32 bits - PCIEIND:0x13
Field Name
CI_SLV_R_RTR_ERROR
Bits
0
Default
0x0
CI_MST_R_RTR_ERROR
1
0x0
CI_MST_C_RTR_ERROR
2
0x0
REG_R_RTR_ERROR
3
0x0
TX_SLVCPL_TIMEOUT_ERROR
4
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-328
Description
Slave req interface. 1 indicates slv RTR was de-asserted for
more than the # of cycles programmed in the CNTL
register. This bit remains asserted until it is cleared by
writing a 1.
Master req interface. 1 indicates mst req RTR was
de-asserted for more than the # of cycles programmed in
the CNTL register. This bit remains asserted until it is
cleared by writing a 1.
Master completion interface. 1 indicates mst cpl RTR was
de-asserted for more than the # of cycles programmed in
the CNTL register. This bit remains asserted until it is
cleared by writing a 1.
Register req interface. 1 indicates reg req RTR was
de-asserted for more than the # of cycles programmed in
the CNTL register. This bit remains asserted until it is
cleared by writing a 1.
Slave completion interface. 1 indicates slv cpl hasn't been
received for more than the # of cycles programmed in the
CNTL register. This bit remains asserted until it is cleared
by writing a 1. For RC this bit is for the Snoop channel.
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
TX_SLVCPL_NS_TIMEOUT_ERROR
5
0x0
CI_SLV_R_RTR_STATUS (R)
CI_MST_R_RTR_STATUS (R)
CI_MST_C_RTR_STATUS (R)
REG_R_RTR_STATUS (R)
TX_SLVCPL_TIMEOUT_STATUS (R)
TX_SLVCPL_NS_TIMEOUT_STATUS (R)
Status register for rtr/cpl timeout
16
17
18
19
20
21
0x0
0x0
0x0
0x0
0x0
0x0
Slave completion interface. 1 indicates slv cpl hasn't been
received for more than the # of cycles programmed in the
CNTL register. This bit remains asserted until it is cleared
by writing a 1. For RC this bit is for the Non-Snoop channel.
PCIE_CI_SLV_R_RTR_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x14
Field Name
CI_SLV_R_RTR_TIMEOUT_RST (W)
CI_SLV_R_RTR_TIMEOUT_VALUE
Bits
0
31:4
Default
0x0
0xffff
Description
Writing a 1 to this bit resets the slv req RTR timer
Value that indicates the # of cycles (in SLV_R_CLK) how
long the RTR must be de-asserted before an error is
flagged. This value is [31:4]. Bits [3:0] are zero. The min #
of cylces is 0x10 (programming this field to 0x1)
Control register for slave request RTR timeout
PCIE_CI_MST_R_RTR_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x15
Field Name
CI_MST_R_RTR_TIMEOUT_RST (W)
CI_MST_R_RTR_TIMEOUT_VALUE
Bits
0
31:4
Default
0x0
0xffff
Control register for master request RTR timeout
Description
Writing a 1 to this bit resets the master req RTR timer
Value that indicates the # of cycles (in MST_R_CLK) how
long the RTR must be de-asserted before an error is
flagged. This value is [31:4]. Bits 3:0 are zero. The min # of
cylces is 0x10 (programming this field to 0x1)
PCIE_CI_MST_C_RTR_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x16
Field Name
CI_MST_C_RTR_TIMEOUT_RST (W)
CI_MST_C_RTR_TIMEOUT_VALUE
Bits
0
31:4
Default
0x0
0xffff
Control register for master completion RTR timeout
Description
Writing a 1 to this bit resets the master cpl RTR timer
Value that indicates the # of cycles (in MST_C_CLK) how
long the RTR must be de-asserted before an error is
flagged. This value is [31:4]. Bits [3:0] are zero. The min #
of cylces is 0x10 (programming this field to 0x1)
PCIE_REG_R_RTR_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x17
Field Name
REG_R_RTR_TIMEOUT_RST (W)
REG_R_RTR_TIMEOUT_VALUE
Bits
0
31:4
Control register for register request RTR timeout
© 2009 Advanced Micro Devices, Inc.
Default
0x0
0xffff
Description
Writing a 1 to this bit resets the register req RTR timer
Value that indicates the # of cycles (in REG_R_CLK) how
long the RTR must be de-asserted before an error is
flagged. This value is [31:4]. Bits 3:0 are zero. The min # of
cylces is 0x10 (programming this field to 0x1)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-329
PCIE Indirect Registers
PCIE_TX_SLVCPL_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x18
Field Name
TX_SLVCPL_TIMEOUT_RST (W)
TX_SLVCPL_TIMEOUT_VC
Bits
0
3
Default
0x0
0x0
Description
Writing a 1 to this bit resets the slave cpl timer
Controls which virtual channel to monitor the cpl
0=VC0
1=VC1
TX_SLVCPL_TIMEOUT_VALUE
31:4
0xffff
Value that indicates, in the # of cycles (in
SLV_C_CLK/SLV_S_CCLK), how long to wait for cpl before
an error is flagged. This value is [31:4]. Bits [3:0] are zero.
The min # of cylces is 0x10 (programming this field to 0x1)
Control register for slave completion timeout - snoop channel for RC
PCIE_TX_SLVCPL_NS_TIMEOUT_CNTL - RW - 32 bits - PCIEIND:0x19
Field Name
TX_SLVCPL_NS_TIMEOUT_RST (W)
TX_SLVCPL_NS_TIMEOUT_VC
TX_SLVCPL_NS_TIMEOUT_VALUE
Bits
0
3
31:4
Default
0x0
0x0
0xffff0
Control register for slave completion timeout - non-snoop channel
Description
Writing a 1 to this bit resets the slave cpl timer
Controls which channel to monitor the cpl, 0 - VC0, 1 - VC1
Value that indicates, in the # of cycles (in
SLV_C_CLK/SLV_S_CCLK), how long to wait for cpl before
an error is flagged. This value is [31:4]. Bits [3:0] are zero.
The min # of cylces is 0x10 (programming this field to 0x1)
PCIE_CNTL2 - RW - 32 bits - PCIEIND:0x1C
Field Name
TX_ARB_ROUND_ROBIN_EN
TX_ARB_SLV_LIMIT
TX_ARB_MST_LIMIT
Bits
0
5:1
10:6
Default
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-330
Description
TX round-robin arbitration enabled (for RC only)
TX slave arbitration limit
TX master arbitration limit
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_CI_CNTL - RW - 32 bits - PCIEIND:0x20
Field Name
CI_SLAVE_SPLIT_MODE
Bits
2
Default
0x0
CI_SLAVE_GEN_USR_DIS
3
0x0
CI_MST_CMPL_DUMMY_DATA
4
0x1
7:6
0x1
CI_SLV_ORDERING_DIS
8
0x0
CI_RC_ORDERING_DIS
9
0x0
CI_SLV_CPL_ALLOC_DIS
10
0x0
CI_SLV_CPL_ALLOC_MODE
11
0x0
TX_SLV_CPL_DELAY_EN
TX_SLV_CPL_DELAY_TIMER
13
23:14
0x0
0x0
CI_SLV_REQ_DELAY_EN
CI_SLV_REQ_DELAY_TIMER
24
30:25
0x0
0x0
CI_SLV_RC_RD_REQ_SIZE
Chip interface control register
Description
0=RC - Full completions from Channel A or B
1=RC - Completions split on Channel A and B evenly
Sends USR for invalid addresses
0=Sends USR for invalid addresses
1=Disables slave from sending USR, and instead sends a
successful CMPLT_D with dummy data.
0xDEADBEEF or 0xFFFFFFFF
0=0xDEADBEEF
1=0xFFFFFFFF
Slave read requests supported size to client.
0=32/64 byte requests supported
1=64 byte requests only
2=16/32/64
Disables slave ordering logic
0=Enable slave ordering logic
1=Disable slave ordering logic
Disables RC ordering logic
0=Enable RC ordering logic
1=Disable RC ordering logic
Slave CPL buffer is sub-divided or not
0=Slave CPL buffer is sub-divided between ports based
on number of lanes active
1=Slave CPL buffer is not sub-divided
Slave Cpl buffer method for sub-division
0=Dynamic
1=Register limits
CI_SLV_CPL_STATIC_ALLOC_LIMIT_(N)S
Enables Delay on Slave Completion Data path. RC only
Delay timeout. Effective delay = 7 * TIMER *
SLV_S_C_CLK_period
Enables Delay on Slave Request path
Delay timeout. Effective delay = 4 * TIMER *
SLV_R_CLK_period
PCIE_BUS_CNTL - RW - 32 bits - PCIEIND:0x21
Field Name
BUS_DBL_RESYNC
Bits
0
Default
0x1
PMI_INT_DIS
6
0x0
IMMEDIATE_PMI_DIS
7
0x0
Description
Double flop the sync module
0=Normal
1=Add extra resynchronizing clock
PMI Interrupt Disable
0=Normal
1=Disable
Immediate PMI Disable
0=Enable
1=Disable
PCI Express Bus Control Register
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-331
PCIE Indirect Registers
PCIE_LC_STATE6 - R - 32 bits - PCIEIND:0x22
Field Name
LC_PREV_STATE24
LC_PREV_STATE25
LC_PREV_STATE26
LC_PREV_STATE27
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
24th previous state
25th previous state
26th previous state
27th previous state
Description
PCIE_LC_STATE7 - R - 32 bits - PCIEIND:0x23
Field Name
LC_PREV_STATE28
LC_PREV_STATE29
LC_PREV_STATE30
LC_PREV_STATE31
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
28th previous state
29th previous state
30th previous state
31st previous state
PCIE_LC_STATE8 - R - 32 bits - PCIEIND:0x24
Field Name
LC_PREV_STATE32
LC_PREV_STATE33
LC_PREV_STATE34
LC_PREV_STATE35
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
32nd previous state
33rd previous state
34th previous state
35th previous state
PCIE_LC_STATE9 - R - 32 bits - PCIEIND:0x25
Field Name
LC_PREV_STATE36
LC_PREV_STATE37
LC_PREV_STATE38
LC_PREV_STATE39
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
36th previous state
37th previous state
38th previous state
39th previous state
PCIE_LC_STATE10 - R - 32 bits - PCIEIND:0x26
Field Name
LC_PREV_STATE40
LC_PREV_STATE41
LC_PREV_STATE42
LC_PREV_STATE43
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-332
Description
40th previous state
41st previous state
42nd previous state
43rd previous state
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_LC_STATE11 - R - 32 bits - PCIEIND:0x27
Field Name
LC_PREV_STATE44
LC_PREV_STATE45
LC_PREV_STATE46
LC_PREV_STATE47
Link Control State Registers
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
44th previous state
45th previous state
46th previous state
47th previous state
Description
PCIE_LC_STATUS1 - R - 32 bits - PCIEIND:0x28
Field Name
LC_REVERSE_RCVR
LC_REVERSE_XMIT
LC_OPERATING_LINK_WIDTH
LC_DETECTED_LINK_WIDTH
Link Control Status Register 1
Bits
0
1
4:2
7:5
Default
0x0
0x0
0x0
0x0
Description
PCIE_LC_STATUS2 - R - 32 bits - PCIEIND:0x29
Field Name
LC_TOTAL_INACTIVE_LANES
LC_TURN_ON_LANE
Link Control Status Register 2
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_WPR_CNTL - RW - 32 bits - PCIEIND:0x30
Field Name
WPR_RESET_HOT_RST_EN
WPR_RESET_LNK_DWN_EN
WPR_RESET_LNK_DIS_EN
WPR_RESET_COR_EN
WPR_RESET_REG_EN
WPR_RESET_STY_EN
WPR_RESET_PHY_EN
WPR Control Register
Bits
0
1
2
3
4
5
6
Default
0x1
0x0
0x1
0x0
0x0
0x0
0x0
Description
Enables Hot Reset feature.
Enables Link down reset feature.
Enables Link disable reset feature.
Enables external CORE reset feature.
Enables external REGISTER reset feature.
Enables external Stickybit Register reset feature.
Enables external PHY reset feature.
PCIE_RX_LAST_TLP0 - R - 32 bits - PCIEIND:0x31
Field Name
RX_LAST_TLP0
Last received TLP
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Bits [31:0]
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-333
PCIE Indirect Registers
PCIE_RX_LAST_TLP1 - R - 32 bits - PCIEIND:0x32
Field Name
RX_LAST_TLP1
Last received TLP
Bits
31:0
Default
0x0
Description
Bits [63:32]
PCIE_RX_LAST_TLP2 - R - 32 bits - PCIEIND:0x33
Field Name
RX_LAST_TLP2
Last received TLP
Bits
31:0
Default
0x0
Description
Bits [95:64]
PCIE_RX_LAST_TLP3 - R - 32 bits - PCIEIND:0x34
Field Name
RX_LAST_TLP3
Last received TLP
Bits
31:0
Default
0x0
Description
Bits [127:96]
PCIE_TX_LAST_TLP0 - R - 32 bits - PCIEIND:0x35
Field Name
TX_LAST_TLP0
Last transmitted TLP
Bits
31:0
Default
0x0
Description
Bits [31:0]
PCIE_TX_LAST_TLP1 - R - 32 bits - PCIEIND:0x36
Field Name
TX_LAST_TLP1
Last transmitted TLP
Bits
31:0
Default
0x0
Description
Bits [63:32]
PCIE_TX_LAST_TLP2 - R - 32 bits - PCIEIND:0x37
Field Name
TX_LAST_TLP2
Last transmitted TLP
Bits
31:0
Default
0x0
Description
Bits [95:64]
PCIE_TX_LAST_TLP3 - R - 32 bits - PCIEIND:0x38
Field Name
TX_LAST_TLP3
Last transmitted TLP
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-334
Bits [127:96]
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_I2C_DEBUG_BUS - R - 32 bits - PCIEIND:0x39
Field Name
DEBUG_SEL_BLK1
DEBUG_SEL_BLK2
DEBUG_MUX_BLK1
DEBUG_MUX_BLK2
DEBUG_BUS_BLK1
DEBUG_BUS_BLK2
DEBUG_EN
DEBUG_MULTIBLOCK_EN
DEBUG_RESERVE
Bits
5:0
11:6
17:12
23:18
24
25
26
27
31:28
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
PCIE_I2C_REG_ADDR_EXPAND - RW - 32 bits - PCIEIND:0x3A
Field Name
I2C_REG_ADDR (R)
BDI2C_CPLDATA_RTN_EXPAND
BDREG_CPLDATA_RTN_EXPAND
Bits
16:0
20:17
24:21
Default
0x0
0x0
0x3
Description
PCIE_I2C_REG_DATA - R - 32 bits - PCIEIND:0x3B
Field Name
I2C_REG_DATA
Bits
31:0
Default
0x0
Description
PCIE_CFG_CNTL - RW - 32 bits - PCIEIND:0x3C
Field Name
CFG_EN_DEC_TO_GEN2_HIDDEN_REG
CFG_EN_DEC_TO_HIDDEN_REG
Configuration space control register
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
Default
0x0
0x0
Description
Enables decoding of GEN2 hidden registers
Enables decoding of hidden registers (excluding GEN2)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-335
PCIE Indirect Registers
PCIE_P_CNTL - RW - 32 bits - PCIEIND:0x40
Field Name
P_PWRDN_EN
Bits
0
Default
0x0
P_SYMALIGN_MODE
1
0x0
P_ENABLE_PLL_LOCKING_IN_QUICKSI
M
2
0x0
P_PLL_PWRDN_IN_L1L23
3
0x0
P_PLL_BUF_PDNB
4
0x1
P_TXCLK_SND_PWRDN
5
0x0
P_TXCLK_RCV_PWRDN
6
0x0
PI_SYMALIGN_DIS_ELIDLE
7
0x0
P_MASK_RCVR_EIDLE_EN
8
0x0
P_PLL_PDNB
9
0x1
P_EBUF_SYNC_MODE
10
0x0
P_LDSK_MASK_RCVR_ELEC_IDLE
11
0x0
P_ALLOW_PRX_FRONTEND_SHUTOFF
12
0x0
P_ALWAYS_USE_FAST_TXCLK
13
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-336
Description
Enables powering down transmitter and receiver pads
along with PLL macros
Data Valid generation bit
iMODE = 0 (Relax Mode): Update its symbol right away
when detect any bit shift, i.e. data_valid will always assert.
iMODE = 1 (Aggressive Mode): Need confirmation before
muxing out the data
0=Relax Mode. Update symbol lock right away when
detected bit shifts without waiting for confirmation
1=Aggressive Mode. Always need confirmation for
asserting Data Valid
Enables actual PLL locking time (30us) when QUICKSIM=1
for simulation purpose.
0=PLL locking time is minimal when QUICKSIM=1
1=Enable normal PLL locking time when QUICKSIM=1
Enables PLL powerdown in L1 or L23 Ready states (only if
all the associated LC's are in Sates L1 / L23 corresponding
to 4 / 2 lanes based on mpConfig and architecture)
0=PLL is always running regardless of Link States
1=PLL will be turned off during L1
Disables 10X clock pad on a per PLL basis. Should be 1'b0
in order to activate this powersafe feature
0=Enable PLL Buffer to power down during L1
1=Always keep PLL Buffer running
Enables powering down TXCLK clock pads on the transmit
side. Each clock pad corresponds to logic associated with 4
lanes.
Enables powering down TXCLK clock pads on the receive
side. Each clock pad corresponds to logic associated with 4
lanes.
Symbol Alignment Statemachine control signal:
iDIS_ELIDLE = 0. ElectIdle assertion will be effective in
state machine re-initialization.
iDIS_ELIDLE = 1. ElectIdle will be ineffective in state
machine re-initialization
Enables EIDLE mask for powered down receivers
0=Dont intercept ELEC_IDLE in power down
1=Intercept ELEC_IDLE in RX power down
Enables PLL only (not the buffer) to power down in L1 or
L23ready states.
0=Enable PLL to power down during L1
1=Always keep PLL running
0=Double flops
1=Single flop
0=GEN1:not mask-off; GEN2: mask-off
1=Mask-off for GEN1 and GEN2
Enables PHY's RX FRONTEND to shut off during L1 when
PLL power down is enabled.
0=RX Frontend is always power on
1=RX Frontend is shutoff during L1 when PLL power
down is enabled
Bypasses TXCLK_SWITCH and uses 500MHz TXCLK from
PLL for both GEN1 and GEN2 speed.
0=TXCLK will be either 250MHz or 500MHz depends on
port speeds
1=Bypass TXCLK_SWITCH and always use 500MHz
TXCLK
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
P_ELEC_IDLE_MODE
15:14
0x0
RXP_XBAR_MUX0
RXP_XBAR_MUX1
RXP_XBAR_MUX2
RXP_XBAR_MUX3
PI_RXEN_GATER
RXP_REALIGN_ON_EACH_TSX_OR_S
KP
LC_RXP_DONT_ALIGN_ON_TSx
17:16
19:18
21:20
23:22
27:24
28
0x0
0x1
0x2
0x3
0x2
0x1
29
0x1
B_PG2RX_CR_EN_MODE
30
0x0
RXP_NAK_FIX_IN_MODE1_EN
31
0x0
PHY Control Register
Electrical Idle Mode for PI (Physical Layer).
0=GEN1 - entry:PHY, exit:PHY; GEN2 - entry:infer,
exit:PHY
1=GEN1 - entry:infer, exit:PHY; GEN2 - entry:infer, exit
PHY
2=GEN1 - entry:PHY, exit:PHY; GEN2 - entry:PHY,
exit:PHY
3=Reserved
Data routing cross bar mux (default 1'b0)
Data routing cross bar mux (default 1'b1)
Data routing cross bar mux (default 1'b2)
Data routing cross bar mux (default 1'b3)
0=LDSK only taking deskew on deskewing error detect
1=taking deskew on every TSX and SKP OS
Control Lane Deskew TS detection in L1 and L23
0=Don't mask out TS ordered sets during L1 and L23
1=Mask out lane deskew TSx detection during L1 and
L23
PHY's CDR Locking (CR_EN) mode
0=CR_EN is LTSSM driven.
1=CR_EN is PHY driven, based on
P90_BRX_ELEC_IDLE_ASYNC
0=Disable RXP deskew failure fix in low latency mode or
Mode 1
1=Enable RXP deskew fix in Mode 1
PCIE_P_BUF_STATUS - RW - 32 bits - PCIEIND:0x41
Field Name
P_ELASTIC_BUF_OVERFLOW_0
P_ELASTIC_BUF_OVERFLOW_1
P_ELASTIC_BUF_OVERFLOW_2
P_ELASTIC_BUF_OVERFLOW_3
P_ELASTIC_BUF_OVERFLOW_4
P_ELASTIC_BUF_OVERFLOW_5
P_ELASTIC_BUF_OVERFLOW_6
P_ELASTIC_BUF_OVERFLOW_7
P_ELASTIC_BUF_OVERFLOW_8
P_ELASTIC_BUF_OVERFLOW_9
P_ELASTIC_BUF_OVERFLOW_10
P_ELASTIC_BUF_OVERFLOW_11
P_ELASTIC_BUF_OVERFLOW_12
P_ELASTIC_BUF_OVERFLOW_13
P_ELASTIC_BUF_OVERFLOW_14
P_ELASTIC_BUF_OVERFLOW_15
P_DESKEW_BUF_OVERFLOW_0
P_DESKEW_BUF_OVERFLOW_1
P_DESKEW_BUF_OVERFLOW_2
P_DESKEW_BUF_OVERFLOW_3
P_DESKEW_BUF_OVERFLOW_4
P_DESKEW_BUF_OVERFLOW_5
P_DESKEW_BUF_OVERFLOW_6
P_DESKEW_BUF_OVERFLOW_7
P_DESKEW_BUF_OVERFLOW_8
P_DESKEW_BUF_OVERFLOW_9
P_DESKEW_BUF_OVERFLOW_10
P_DESKEW_BUF_OVERFLOW_11
P_DESKEW_BUF_OVERFLOW_12
P_DESKEW_BUF_OVERFLOW_13
P_DESKEW_BUF_OVERFLOW_14
© 2009 Advanced Micro Devices, Inc.
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
Rx to Tx time domain hand-off buffer under/over flow: lane 0
Rx to Tx time domain hand-off buffer under/over flow: lane 1
Rx to Tx time domain hand-off buffer under/over flow: lane 2
Rx to Tx time domain hand-off buffer under/over flow: lane 3
Rx to Tx time domain hand-off buffer under/over flow: lane 4
Rx to Tx time domain hand-off buffer under/over flow: lane 5
Rx to Tx time domain hand-off buffer under/over flow: lane 6
Rx to Tx time domain hand-off buffer under/over flow: lane 7
Rx to Tx time domain hand-off buffer under/over flow: lane 8
Rx to Tx time domain hand-off buffer under/over flow: lane 9
Rx to Tx time domain hand-off buffer under/over flow: lane 10
Rx to Tx time domain hand-off buffer under/over flow: lane 11
Rx to Tx time domain hand-off buffer under/over flow: lane 12
Rx to Tx time domain hand-off buffer under/over flow: lane 13
Rx to Tx time domain hand-off buffer under/over flow: lane 14
Rx to Tx time domain hand-off buffer under/over flow: lane 15
Symbol skew buffer over/underflow: lane 0
Symbol skew buffer over/underflow: lane 1
Symbol skew buffer over/underflow: lane 2
Symbol skew buffer over/underflow: lane 3
Symbol skew buffer over/underflow: lane 4
Symbol skew buffer over/underflow: lane 5
Symbol skew buffer over/underflow: lane 6
Symbol skew buffer over/underflow: lane 7
Symbol skew buffer over/underflow: lane 8
Symbol skew buffer over/underflow: lane 9
Symbol skew buffer over/underflow: lane 10
Symbol skew buffer over/underflow: lane 11
Symbol skew buffer over/underflow: lane 12
Symbol skew buffer over/underflow: lane 13
Symbol skew buffer over/underflow: lane 14
43451 780G Register Reference Guide (Pub) Rev 1.01
2-337
PCIE Indirect Registers
P_DESKEW_BUF_OVERFLOW_15
PHY BUFFER STATUS REGISTER
31
0x0
Symbol skew buffer over/underflow: lane 15
PCIE_P_DECODER_STATUS - RW - 32 bits - PCIEIND:0x42
Field Name
P_DECODE_ERR_0
Bits
0
Default
0x0
P_DECODE_ERR_1
1
0x0
P_DECODE_ERR_2
2
0x0
P_DECODE_ERR_3
3
0x0
P_DECODE_ERR_4
4
0x0
P_DECODE_ERR_5
5
0x0
P_DECODE_ERR_6
6
0x0
P_DECODE_ERR_7
7
0x0
P_DECODE_ERR_8
8
0x0
P_DECODE_ERR_9
9
0x0
P_DECODE_ERR_10
10
0x0
P_DECODE_ERR_11
11
0x0
P_DECODE_ERR_12
12
0x0
P_DECODE_ERR_13
13
0x0
P_DECODE_ERR_14
14
0x0
P_DECODE_ERR_15
15
0x0
P_DISPARITY_ERR_0
16
0x0
P_DISPARITY_ERR_1
17
0x0
P_DISPARITY_ERR_2
18
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-338
Description
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the decoding error (i.e. cannot
decode the incoming data)
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
P_DISPARITY_ERR_3
19
0x0
P_DISPARITY_ERR_4
20
0x0
P_DISPARITY_ERR_5
21
0x0
P_DISPARITY_ERR_6
22
0x0
P_DISPARITY_ERR_7
23
0x0
P_DISPARITY_ERR_8
24
0x0
P_DISPARITY_ERR_9
25
0x0
P_DISPARITY_ERR_10
26
0x0
P_DISPARITY_ERR_11
27
0x0
P_DISPARITY_ERR_12
28
0x0
P_DISPARITY_ERR_13
29
0x0
P_DISPARITY_ERR_14
30
0x0
P_DISPARITY_ERR_15
31
0x0
PHY DECODER STATUS REGISTER
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
Indicates which lane has the link error
Bit [15] => Lane 15 (0 = OK, 1 = error), etc
PCIE_P_MISC_DEBUG_STATUS - RW - 32 bits - PCIEIND:0x43
Field Name
P_LANE_REVERSAL (R)
Bits
2
Default
0x0
P_HW_DEBUG
P_INSERT_ERROR_0
15:4
16
0x0
0x0
P_INSERT_ERROR_1
17
0x0
P_INSERT_ERROR_2
18
0x0
P_INSERT_ERROR_3
19
0x0
P_INSERT_ERROR_4
20
0x0
P_INSERT_ERROR_5
21
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Lane Reversal
0=All lane order is normal
1=All lane order is reversed
Transmit invalid symbol 10'b0001111001 on lane 0
0=Normal Operation
1=Inserting error on Transmitting Lane0 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 1
0=Normal Operation
1=Inserting error on Transmitting Lane1 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 2
0=Normal Operation
1=Inserting error on Transmitting Lane2 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 3
0=Normal Operation
1=Inserting error on Transmitting Lane3 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 4
0=Normal Operation
1=Inserting error on Transmitting Lane4 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 5
0=Normal Operation
1=Inserting error on Transmitting Lane5 by replacing one
symbol with an invalid symbol
43451 780G Register Reference Guide (Pub) Rev 1.01
2-339
PCIE Indirect Registers
P_INSERT_ERROR_6
22
0x0
P_INSERT_ERROR_7
23
0x0
P_INSERT_ERROR_8
24
0x0
P_INSERT_ERROR_9
25
0x0
P_INSERT_ERROR_10
26
0x0
P_INSERT_ERROR_11
27
0x0
P_INSERT_ERROR_12
28
0x0
P_INSERT_ERROR_13
29
0x0
P_INSERT_ERROR_14
30
0x0
P_INSERT_ERROR_15
31
0x0
PHY MISCELLANEOUS DEBUG STATUS REGISTER
43451 780G Register Reference Guide (Pub) Rev 1.01
2-340
Transmit invalid symbol 10'b0001111001 on lane 6
0=Normal Operation
1=Inserting error on Transmitting Lane6 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 7
0=Normal Operation
1=Inserting error on Transmitting Lane7 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 8
0=Normal Operation
1=Inserting error on Transmitting Lane8 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 9
0=Normal Operation
1=Inserting error on Transmitting Lane9 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 10
0=Normal Operation
1=Inserting error on Transmitting Lane10 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 11
0=Normal Operation
1=Inserting error on Transmitting Lane11 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 12
0=Normal Operation
1=Inserting error on Transmitting Lane12 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 13
0=Normal Operation
1=Inserting error on Transmitting Lane13 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 14
0=Normal Operation
1=Inserting error on Transmitting Lane14 by replacing one
symbol with an invalid symbol
Transmit invalid symbol 10'b0001111001 on lane 15
0=Normal Operation
1=Inserting error on Transmitting Lane15 by replacing one
symbol with an invalid symbol
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_P_PLL_CNTL - RW - 32 bits - PCIEIND:0x44
P_VCOREF
Field Name
P_CALREF
Bits
1:0
Default
0x0
3:2
0x0
PHY PLL CONTROL REGISTER
Description
Control signal generation used in calibrating PLL's
0=OFF
1=VDD/4
2=VDD/2
3=3VDD/4
Control signal generation used in calibrating PLL's
0=OFF
1=VDD/2
2=2VDD/3
3=5VDD/6
PCIE_P_RCVR_DEBUG_CNTL - RW - 32 bits - PCIEIND:0x45
Field Name
P_FORCE_SYMBOL_UNLOCK_0
Bits
0
Default
0x0
P_FORCE_SYMBOL_UNLOCK_1
1
0x0
P_FORCE_SYMBOL_UNLOCK_2
2
0x0
P_FORCE_SYMBOL_UNLOCK_3
3
0x0
P_FORCE_SYMBOL_UNLOCK_4
4
0x0
P_FORCE_SYMBOL_UNLOCK_5
5
0x0
P_FORCE_SYMBOL_UNLOCK_6
6
0x0
P_FORCE_SYMBOL_UNLOCK_7
7
0x0
P_FORCE_SYMBOL_UNLOCK_8
8
0x0
P_FORCE_SYMBOL_UNLOCK_9
9
0x0
P_FORCE_SYMBOL_UNLOCK_10
10
0x0
P_FORCE_SYMBOL_UNLOCK_11
11
0x0
P_FORCE_SYMBOL_UNLOCK_12
12
0x0
P_FORCE_SYMBOL_UNLOCK_13
13
0x0
P_FORCE_SYMBOL_UNLOCK_14
14
0x0
P_FORCE_SYMBOL_UNLOCK_15
15
0x0
P_CORRUPT_SYMBOL_0
16
0x0
P_CORRUPT_SYMBOL_1
17
0x0
© 2009 Advanced Micro Devices, Inc.
Description
0=Normal Operation
1=Force symalign to lose symbol lock on lane0
0=Normal Operation
1=Force symalign to lose symbol lock on lane1
0=Normal Operation
1=Force symalign to lose symbol lock on lane2
0=Normal Operation
1=Force symalign to lose symbol lock on lane3
0=Normal Operation
1=Force symalign to lose symbol lock on lane4
0=Normal Operation
1=Force symalign to lose symbol lock on lane5
0=Normal Operation
1=Force symalign to lose symbol lock on lane6
0=Normal Operation
1=Force symalign to lose symbol lock on lane7
0=Normal Operation
1=Force symalign to lose symbol lock on lane8
0=Normal Operation
1=Force symalign to lose symbol lock on lane9
0=Normal Operation
1=Force symalign to lose symbol lock on lane10
0=Normal Operation
1=Force symalign to lose symbol lock on lane11
0=Normal Operation
1=Force symalign to lose symbol lock on lane12
0=Normal Operation
1=Force symalign to lose symbol lock on lane13
0=Normal Operation
1=Force symalign to lose symbol lock on lane14
0=Normal Operation
1=Force symalign to lose symbol lock on lane15
0=Normal Operation
1=Corrupting incoming symbol on Lane0 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane1 by replacing one
symbol with PAD symbol
43451 780G Register Reference Guide (Pub) Rev 1.01
2-341
PCIE Indirect Registers
P_CORRUPT_SYMBOL_2
18
0x0
P_CORRUPT_SYMBOL_3
19
0x0
P_CORRUPT_SYMBOL_4
20
0x0
P_CORRUPT_SYMBOL_5
21
0x0
P_CORRUPT_SYMBOL_6
22
0x0
P_CORRUPT_SYMBOL_7
23
0x0
P_CORRUPT_SYMBOL_8
24
0x0
P_CORRUPT_SYMBOL_9
25
0x0
P_CORRUPT_SYMBOL_10
26
0x0
P_CORRUPT_SYMBOL_11
27
0x0
P_CORRUPT_SYMBOL_12
28
0x0
P_CORRUPT_SYMBOL_13
29
0x0
P_CORRUPT_SYMBOL_14
30
0x0
P_CORRUPT_SYMBOL_15
31
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-342
0=Normal Operation
1=Corrupting incoming symbol on Lane2 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane3 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane4 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane5 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane6 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane7 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane8 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane9 by replacing one
symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane10 by replacing
one symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane11 by replacing
one symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane12 by replacing
one symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane13 by replacing
one symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane14 by replacing
one symbol with PAD symbol
0=Normal Operation
1=Corrupting incoming symbol on Lane15 by replacing
one symbol with PAD symbol
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_P_SYMSYNC_CTL - RW - 32 bits - PCIEIND:0x46
Field Name
P_SYMSYNC_ELECT_IDLE_DET_EN
P_SYMSYNC_SYNC_MODE
Bits
0
1
Default
0x1
0x0
P_SYMSYNC_M_GOOD
9:2
0x7
17:10
19:18
0x1
0x3
P_SYMSYNC_BYPASS_MODE
20
0x1
P_SYMSYNC_ENABLE_IN_GEN1
21
0x0
P_SYMSYNC_N_BAD
P_SYMSYNC_PAD_MODE
Description
Use Electrical Idle Detect to filter out garbage data
SYMSYNC synchronous mode
1=Look for iMGood consecutive good COMMAs
0=Look for iMGood consecutive good symbols
M parameter of Good symbols or Commas (should be
greater than two)
N parameter of Bad symbols (can be 1 or more)
Mode select of Good known symbols for replacement of the
Bad symbols
Bypass mode. 1 just let data and DValid flow through
0=Enable Symsync
1=Bypass Symsync and Disable Symsync
Enables Symsync for GEN1
0=SYMSYNC is enabled for GEN2 only
1=Enable Symsync for GEN1 as well
SYMSYNC Control Registers
PCIE_P_RXP_ERR_RETRAIN_CTL - RW - 32 bits - PCIEIND:0x47
Field Name
P_RXP_THRESH_DISP_ERR
Bits
7:0
Default
0x0
P_RXP_THRESH_CODE_ERR
15:8
0x0
P_RXP_THRESH_CLEARSKP
24
0x0
P_RXP_DCB_ERR_RETRAIN
25
0x0
Description
Bit [7]=Enable disparity error threshold counter
Bits [6:0]=Disparity error threshold
Bit [7]=Enable code error threshold counter
Bits [6:0]=Code error threshold
0=Don't clear error threshold counters when deskewing
on SKP OS
1=Clear error threshold counters when deskewing on SKP
OS
0=Disable DCB error directing retrain
1=Enable DCB error directing retrain
PCIE_PI_RCVL0S_FTS_DET - RW - 32 bits - PCIEIND:0x50
Field Name
Bits
PI_RCVL0S_FTS_DET_RST (W)
0
PI_RCVL0S_FTS_DET_MIN (R)
13:1
PI_RCVL0S_FTS_DET_MAX (R)
28:16
Number of FTS order set detected during RCV L0s
© 2009 Advanced Micro Devices, Inc.
Default
0x0
0x1fff
0x0
Description
Writing 1 will reset the min/max count
Min # of FTS order set detected during RCV L0s
Max # of FTS order set detected during RCV L0s
43451 780G Register Reference Guide (Pub) Rev 1.01
2-343
PCIE Indirect Registers
PCIE_P_IMP_CNTL_STRENGTH - RW - 32 bits - PCIEIND:0x60
Field Name
P_TX_STR_CNTL_READ_BACK (R)
P_TX_IMP_CNTL_READ_BACK (R)
P_RX_IMP_CNTL_READ_BACK (R)
P_TX_STR_CNTL
P_TX_IMP_CNTL
P_RX_IMP_CNTL
PI_HALT_IMP_CAL
P_PAD_MANUAL_OVERRIDE
Bits
3:0
7:4
11:8
19:16
23:20
27:24
28
31
Default
0x0
0x0
0x0
0x7
0x6
0x6
0x0
0x0
PHY IMPEDANCE CONTROL STRENGTH REGISTER
Description
Stores the readback value of current controller
Stores the readback value of TX impedance controller
Stores the readback value of RX impedance controller
Sets the initial default current strength to 4'b0111
Default TX impedance control value
Default RX impedance control value
Enables Current and Impedance control values to override
0=Allow normal impedance compensation operation
1=Default to manual settings
PCIE_P_IMP_CNTL_UPDATE - RW - 32 bits - PCIEIND:0x61
Field Name
P_IMP_PAD_UPDATE_RATE
P_IMP_PAD_SAMPLE_DELAY
P_IMP_PAD_INC_THRESHOLD
P_IMP_PAD_DEC_THRESHOLD
Impedance PAD defaults
Bits
4:0
Default
0xe
12:8
20:16
28:24
0x1
0x18
0x8
Description
PAD's update interval
0=PHY130 default 0xf
1=PHY90 default 0xe
Sampling window
Incremental resolution
Decremental resolution
PCIE_P_STR_CNTL_UPDATE - RW - 32 bits - PCIEIND:0x62
Field Name
P_STR_PAD_UPDATE_RATE
P_STR_PAD_SAMPLE_DELAY
P_STR_PAD_INC_THRESHOLD
P_STR_PAD_DEC_THRESHOLD
Current PAD defaults
Bits
4:0
Default
0xf
12:8
20:16
28:24
0x1
0x18
0x8
43451 780G Register Reference Guide (Pub) Rev 1.01
2-344
Description
PAD's update interval
0=PHY130 default 0xf
1=PHY90 default 0xe
Sampling window
Incremental resolution
Decremental resolution
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_P_PAD_MISC_CNTL - RW - 32 bits - PCIEIND:0x63
Field Name
P_PAD_I_DUMMYOUT (R)
P_PAD_IMP_DUMMYOUT (R)
P_PAD_IMP_TESTOUT (R)
P_LINK_RETRAIN_ON_ERR_EN
Bits
0
1
2
3
Default
0x0
0x0
0x0
0x0
P_PLLCAL_INC_LOWER_PHASE
6:4
0x1
Pad Miscellaneous Control Registers
Description
Input from analog. 0 if PMOS cur is stronger
Input from analog. 0 if PMOS imp is stronger
Input from analog. 1 if NMOS imp is stronger
Disables error counts in LaneDeskew if Symbol unlocking,
Code Errors or Deskew Errors are detected
0=0us
1=1us
2=2us
3=4us
4=8us
5=12us
6=16us
7=24us
PCIE_P_PAD_FORCE_EN - RW - 32 bits - PCIEIND:0x64
Field Name
B_PTX_PDNB_FEN
B_PRX_PDNB_FEN
B_PPLL_PDNB_FEN
B_PPLL_BUF_PDNB_FEN
B_PI_DREN_FEN
B_PBG_PDNB_FEN
Bits
7:0
15:8
19:16
23:20
24
25
Default
0x0
0x0
0x0
0x0
0x0
0x0
B_PIMP_TX_PDNB_FEN
26
0x0
B_PIMP_RX_PDNB_FEN
27
0x0
Powerdown enable signals used by the wrapper
Description
Forces B_PTX_PDNB to enable TX pad
Forces B_PRX_RDNB to enable RX pad
Forces B_PPLL_PDNB to enable PLL
Forces B_PPLL_BUF_PDNB to enable 10x driver in PLL
Forces B_PI_DREN to enable current calibration pad
Forces B_PBG_PDNB to enable Bandgap circuit in current
calibration pad
Forces B_PIMP_TX_PDNB to enable TX impedance
calibration pad
Forces B_PIMP_RX_PDNB to enable RX impedance
calibration pad
PCIE_P_PAD_FORCE_DIS - RW - 32 bits - PCIEIND:0x65
Field Name
B_PTX_PDNB_FDIS
B_PRX_PDNB_FDIS
B_PPLL_PDNB_FDIS
B_PPLL_BUF_PDNB_FDIS
B_PI_DREN_FDIS
B_PBG_PDNB_FDIS
Bits
7:0
15:8
19:16
23:20
24
25
Default
0x0
0x0
0x0
0x0
0x0
0x0
B_PIMP_TX_PDNB_FDIS
26
0x0
B_PIMP_RX_PDNB_FDIS
27
0x0
Description
Forces B_PTX_PDNB to disable TX pad
Forces B_PRX_PDNB to disable RX pad
Forces B_PPLL_PDNB to disable PLL
Forces B_PPLL_BUF_PDNB to disable 10x driver in PLL
Forces B_PI_DREN to disable current calibration pad
Forces B_PBG_PDNB to disable Bandgap circuit in current
calibration pad
Forces B_PIMP_TX_PDNB to disable TX impedance
calibration pad
Forces B_PIMP_TX_PDNB to disable RX impedance
calibration pad
Powerdown disable signals used by the wrapper
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-345
PCIE Indirect Registers
PCIE_PERF_LATENCY_CNTL - RW - 32 bits - PCIEIND:0x70
Bits
0
Default
0x0
TIMER_SHADOW_WR (W)
1
0x0
TIMER_RESET (W)
2
0x0
6:4
0x0
PORT_MODE
7
0x0
SNOOP
8
0x0
NO_SNOOP
9
0x0
MEM_REQ
10
0x0
CFG_IO_REQ
11
0x0
REQ_ID_MODE
12
0x0
TAG_MODE
13
0x0
CPL_MODE
14
0x0
23:16
0x0
TIMER_EN
Field Name
PORT_NUM
TRAFFIC_CLASS
Latency Timer Control Register
Description
Enables Latency Timer
0=Disable timer
1=Enable timer
Shadow Register Write. Write 1 to update shadow registers
0=N/A
1=Write 1 to shadow write
Reset Latency Timer. Write 1 to clear latency timer counters
0=N/A
1=Write 1 to reset
Port Number. Should always be programmed to 000
0=Port 0
1=Port 1
2=Port 2
3=Port 3
4=Port 4
5=Port 5
Port Mode. Should always be programmed to 0
0=All ports
1=Single port
Excludes/Includes Snoop requests
0=Do not include snoop requests
1=Include snoop requests
Excludes/Includes Non-Snoop requests
0=Do not include no snoop requests
1=Include no snoop requests
Excludes/Includes Memory requests
0=Do not include MEM requests
1=Include MEM requests
Excludes/Includes CFG and I/O requests
0=Do not include CFG or I/O requests
1=Include CFG or I/O requests
Requester ID Mode. Unfiltered/Filtered by Requester ID
0=Do not filter by requester ID
1=Filter by requester ID
Tag Mode. Unfiltered/Filters by Tag
0=Do not filter by tag
1=Filter by tag
Completion Mode. First Data/Last Data
0=First Data
1=Last Data
Traffic Class filter bits. Bit [n] of this field must be set in
order to measure the latency of requests with traffic class n
(n = 0 -> 7). Bits can be set concurrently.
PCIE_PERF_LATENCY_REQ_ID - RW - 32 bits - PCIEIND:0x71
Field Name
Bits
REQUESTER_ID
15:0
REQUESTER_MASK
31:16
Filter to select requests for a particular Requester ID
Default
0x0
0xffff
43451 780G Register Reference Guide (Pub) Rev 1.01
2-346
Requester ID Value
Requester ID Mask
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_PERF_LATENCY_TAG - RW - 32 bits - PCIEIND:0x72
Field Name
TAG
TAG_MASK
Filter to select requests for a particular Tag
Bits
7:0
15:8
Default
0x0
0xff
Description
Tag Value
Tag Mask
PCIE_PERF_LATENCY_THRESHOLD - RW - 32 bits - PCIEIND:0x73
Field Name
Bits
Default
Description
THRESHOLD
15:0
0xffff
Latency Threshold value in TXCLKs
Latency Threshold used to count requests outside of acceptable time limit
PCIE_PERF_LATENCY_MAX - R - 32 bits - PCIEIND:0x74
Field Name
Bits
PEAK
15:0
REQUESTER_ID
31:16
Current peak latency time with Requester ID
Default
0x0
0x0
Description
Number of TXCLKs for peak latency request
Requester ID for peak latency request
PCIE_PERF_LATENCY_TIMER_LO - R - 32 bits - PCIEIND:0x75
Field Name
Bits
Default
TIMER_LO
31:0
0x0
Counter for cumulative request latency - LOWER BITS
Description
Lower 32 bits of cumulative latency timer
PCIE_PERF_LATENCY_TIMER_HI - R - 32 bits - PCIEIND:0x76
Field Name
Bits
31:0
TIMER_HI
Default
0x0
Counter for cumulative request latency - UPPER BITS
Description
Upper 32 bits of cumulative latency timer. Note: Bits [31:16]
of this field are hardwired to 0.
PCIE_PERF_LATENCY_COUNTER0 - R - 32 bits - PCIEIND:0x77
Field Name
NUM_REQ
Counter for number of requests measured
Bits
31:0
Default
0x0
Description
Number of requests measured
PCIE_PERF_LATENCY_COUNTER1 - R - 32 bits - PCIEIND:0x78
Field Name
Bits
Default
NUM_EXCEED
31:0
0x0
Counter for number of requests exceeding latency threshold
© 2009 Advanced Micro Devices, Inc.
Description
Number of requests exceeding latency threshold
43451 780G Register Reference Guide (Pub) Rev 1.01
2-347
PCIE Indirect Registers
PCIE_PERF_MAS_ACC_START_LO - RW - 32 bits - PCIEIND:0xA0
Field Name
Bits
Default
Description
PERF_MAS_ACC_START_LO
31:2
0x0
Start addr value (bits [31:2])
Master access start addr (bits 31:2) for performance event only - master access outside aperature will be counted
PCIE_PERF_MAS_ACC_END_LO - RW - 32 bits - PCIEIND:0xA1
Field Name
Bits
Default
Description
PERF_MAS_ACC_END_LO
31:2
0x0
End addr value (bits 31:2)
Master access end addr (bits [31:2]) aperature for performance event only - master access outside aperature will be counted
PCIE_PERF_MAS_ACC_START_END_HI - RW - 32 bits - PCIEIND:0xA2
Field Name
Bits
Default
Description
PERF_MAS_ACC_START_HI
7:0
0x0
Start addr upper bits [39:32)]
PERF_MAS_ACC_END_HI
15:8
0x0
End addr upper bits [39:32)]
Master access upper addr value for performance event only - master access outside aperature will be counted
PCIE_PERF_SLV_ACC_LO - RW - 32 bits - PCIEIND:0xA3
Field Name
Bits
Default
Description
PERF_SLV_ACC_LO
31:2
0x0
Addr lower bits [31:2]
Slave access addr value for performance counter only - slave access to defined addr will be counted
PCIE_PERF_SLV_ACC_HI - RW - 32 bits - PCIEIND:0xA4
Field Name
Bits
Default
Description
PERF_SLV_ACC_HI
31:0
0x0
Upper addr bits [63:32)]
Slave access addr value for performance counter only - slave access to defined addr will be counted
PCIE_STRAP_MISC - RW - 32 bits - PCIEIND:0xC0
Field Name
STRAP_LINK_CONFIG
STRAP_TRUSTED_CFG_EN
STRAP_PWRSAVE_PEIDL_GOOD
STRAP_BYPASS_SCRAMBLER
STRAP_PHY_RCVRDET_3NF
STRAP_F0_AER_EN
STRAP_F0_EN
STRAP_F0_MSI_EN
STRAP_CLK_PM_EN
STRAP_ECN1P1_EN
STRAP_EXT_VC_COUNT
STRAP_LEGACY_DEVICE_TYPE_EN
STRAP_REVERSE_ALL
Misc strap loadable register values
Bits
3:0
4
5
6
7
8
9
10
24
25
26
27
28
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-348
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_STRAP_MISC2 - RW - 32 bits - PCIEIND:0xC1
Field Name
STRAP_LINK_BW_NOTIFICATION_CAP
_EN
STRAP_GEN2_COMPLIANCE
STRAP_MSTCPL_TIMEOUT_EN
Misc strap loadable register values 2
Bits
0
Default
0x0
1
2
0x0
0x0
Description
PCIE_STRAP_PI - RW - 32 bits - PCIEIND:0xC2
Field Name
STRAP_QUICKSIM_START
STRAP_BACKGROUND_IMP_CAL
STRAP_IMP_MANUAL_OVERRIDE
STRAP_PAD_RX_MANUAL_IMPEDANC
E
STRAP_PAD_TX_MANUAL_IMPEDANC
E
STRAP_ELAST_WATERMARK
STRAP_RXP_LAT_REDUCTION_DIS
STRAP_LDSK_X1_BYPASS
STRAP_STAGGER_CNTL
STRAP_TX_PDNB_MODE
STRAP_VCO_MODE
STRAP_INIT_REAL_PES_MODE
STRAP_INC_PLLCAL_PHASE
STRAP_PHY_RX_INCAL_FORCE
STRAP_EXTDEV_EN
STRAP_TEST_TOGGLE_PATTERN
STRAP_TEST_TOGGLE_MODE
STRAP_SHUTOFF_PORTS_FOR_SYM_
ERR
STRAP_BYPASS_LDSK_TO_LC
Bits
0
1
2
6:3
Default
0x0
0x0
0x0
0x0
10:7
0x0
12:11
13
14
16:15
17
19:18
20
24:21
25
27:26
28
29
30
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
31
0x0
Description
0=To_LC lane data sourced from LDSK output
1=To_LC lane data sourced from LDSK input
Misc PI strap loadable register values
PCIE_B_P90_CNTL - RW - 32 bits - PCIEIND:0xC3
Field Name
B_P90IMP_BACKUP
B_P90PLL_BACKUP
Bits
3:0
31:12
Default
0x0
0x0
Description
PCIE_STRAP_I2C_BD - RW - 32 bits - PCIEIND:0xC4
Field Name
STRAP_BIF_I2C_SLV_ADR
STRAP_BIF_DBG_I2C_EN
I2C Straps
© 2009 Advanced Micro Devices, Inc.
Bits
6:0
7
Default
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-349
PCIE Indirect Registers
PCIE_P90RX_PRBS10_CNTL - RW - 32 bits - PCIEIND:0xC6
Field Name
P90RX_PRBS10_CLR
P90TX_PRBS10_EN
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P90_BRX_PRBS10_ER - R - 32 bits - PCIEIND:0xC7
Field Name
P90_BRX_PRBS10_ER
Bits
15:0
Default
0x0
Description
PCIE_PRBS_CLR - RW - 32 bits - PCIEIND:0xC8
Field Name
PRBS_CLR
PRBS_CHECKER_DEBUG_BUS_SELEC
T
Bits
15:0
19:16
Default
0x0
0x0
Description
0=Checker 0 debug bus
1=Checker 1 debug bus
2=Etc
PCIE_PRBS_STATUS1 - R - 32 bits - PCIEIND:0xC9
Field Name
PRBS_ERRSTAT
PRBS_LOCKED
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_PRBS_STATUS2 - R - 32 bits - PCIEIND:0xCA
Field Name
PRBS_BITCNT_DONE
Bits
15:0
Default
0x0
Description
PCIE_PRBS_FREERUN - RW - 32 bits - PCIEIND:0xCB
Field Name
PRBS_FREERUN
Bits
15:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-350
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_PRBS_MISC - RW - 32 bits - PCIEIND:0xCC
Bits
0
Default
0x0
2:1
0x0
PRBS_USER_PATTERN_TOGGLE
3
0x0
PRBS_8BIT_SEL
4
0x0
PRBS_COMMA_NUM
6:5
0x0
PRBS_LOCK_CNT
PRBS_GEN2_SPEED
11:7
15
0x0
0x0
PRBS_CHK_ERR_MASK
31:16
0x0
PRBS_EN
Field Name
PRBS_TEST_MODE
Description
0=PRBS GEN disable
1=PRBS GEN enable
0=PRBS23
1=PRBS31
2=COUNTER
3=USER DEFINED
0=Replicate user pattern1
1=Toggle user pattern1 and pattern2
0=10 BIT
1=8 BIT
0=4
1=8
2=16
3=32
0=GEN1 speed
1=GEN2 speed
PCIE_PRBS_USER_PATTERN - RW - 32 bits - PCIEIND:0xCD
Field Name
PRBS_USER_DEFINE_PATTERN
Bits
29:0
Default
0x0
Description
PCIE_PRBS_LO_BITCNT - RW - 32 bits - PCIEIND:0xCE
Field Name
PRBS_LO_BITCNT
Bits
31:0
Default
0x0
Description
PCIE_PRBS_HI_BITCNT - RW - 32 bits - PCIEIND:0xCF
Field Name
PRBS_HI_BITCNT
Bits
7:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_0 - R - 32 bits - PCIEIND:0xD0
Field Name
PRBS_ERRCNT_0
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-351
PCIE Indirect Registers
PCIE_PRBS_ERRCNT_1 - R - 32 bits - PCIEIND:0xD1
Field Name
PRBS_ERRCNT_1
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_2 - R - 32 bits - PCIEIND:0xD2
Field Name
PRBS_ERRCNT_2
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_3 - R - 32 bits - PCIEIND:0xD3
Field Name
PRBS_ERRCNT_3
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_4 - R - 32 bits - PCIEIND:0xD4
Field Name
PRBS_ERRCNT_4
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_5 - R - 32 bits - PCIEIND:0xD5
Field Name
PRBS_ERRCNT_5
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_6 - R - 32 bits - PCIEIND:0xD6
Field Name
PRBS_ERRCNT_6
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_7 - R - 32 bits - PCIEIND:0xD7
Field Name
PRBS_ERRCNT_7
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-352
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_PRBS_ERRCNT_8 - R - 32 bits - PCIEIND:0xD8
Field Name
PRBS_ERRCNT_8
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_9 - R - 32 bits - PCIEIND:0xD9
Field Name
PRBS_ERRCNT_9
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_10 - R - 32 bits - PCIEIND:0xDA
Field Name
PRBS_ERRCNT_10
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_11 - R - 32 bits - PCIEIND:0xDB
Field Name
PRBS_ERRCNT_11
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_12 - R - 32 bits - PCIEIND:0xDC
Field Name
PRBS_ERRCNT_12
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_13 - R - 32 bits - PCIEIND:0xDD
Field Name
PRBS_ERRCNT_13
Bits
31:0
Default
0x0
Description
PCIE_PRBS_ERRCNT_14 - R - 32 bits - PCIEIND:0xDE
Field Name
PRBS_ERRCNT_14
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-353
PCIE Indirect Registers
PCIE_PRBS_ERRCNT_15 - R - 32 bits - PCIEIND:0xDF
Field Name
PRBS_ERRCNT_15
Bits
31:0
Default
0x0
Description
PCIE_P_DECODE_ERR_CNTL - RW - 32 bits - PCIEIND:0xEF
Field Name
CODE_ERR_CNT_RESET
DISPARITY_ERR_CNT_RESET
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_0 - R - 32 bits - PCIEIND:0xF0
Field Name
CODE_ERR_CNT_0
DISPARITY_ERR_CNT_0
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_1 - R - 32 bits - PCIEIND:0xF1
Field Name
CODE_ERR_CNT_1
DISPARITY_ERR_CNT_1
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_2 - R - 32 bits - PCIEIND:0xF2
Field Name
CODE_ERR_CNT_2
DISPARITY_ERR_CNT_2
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_3 - R - 32 bits - PCIEIND:0xF3
Field Name
CODE_ERR_CNT_3
DISPARITY_ERR_CNT_3
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_4 - R - 32 bits - PCIEIND:0xF4
Field Name
CODE_ERR_CNT_4
DISPARITY_ERR_CNT_4
Bits
15:0
31:16
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-354
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_P_DECODE_ERR_CNT_5 - R - 32 bits - PCIEIND:0xF5
Field Name
CODE_ERR_CNT_5
DISPARITY_ERR_CNT_5
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_6 - R - 32 bits - PCIEIND:0xF6
Field Name
CODE_ERR_CNT_6
DISPARITY_ERR_CNT_6
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_7 - R - 32 bits - PCIEIND:0xF7
Field Name
CODE_ERR_CNT_7
DISPARITY_ERR_CNT_7
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_8 - R - 32 bits - PCIEIND:0xF8
Field Name
CODE_ERR_CNT_8
DISPARITY_ERR_CNT_8
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_9 - R - 32 bits - PCIEIND:0xF9
Field Name
CODE_ERR_CNT_9
DISPARITY_ERR_CNT_9
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_10 - R - 32 bits - PCIEIND:0xFA
Field Name
CODE_ERR_CNT_10
DISPARITY_ERR_CNT_10
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
31:16
Default
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-355
PCIE Indirect Registers
PCIE_P_DECODE_ERR_CNT_11 - R - 32 bits - PCIEIND:0xFB
Field Name
CODE_ERR_CNT_11
DISPARITY_ERR_CNT_11
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_12 - R - 32 bits - PCIEIND:0xFC
Field Name
CODE_ERR_CNT_12
DISPARITY_ERR_CNT_12
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_13 - R - 32 bits - PCIEIND:0xFD
Field Name
CODE_ERR_CNT_13
DISPARITY_ERR_CNT_13
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_14 - R - 32 bits - PCIEIND:0xFE
Field Name
CODE_ERR_CNT_14
DISPARITY_ERR_CNT_14
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIE_P_DECODE_ERR_CNT_15 - R - 32 bits - PCIEIND:0xFF
Field Name
CODE_ERR_CNT_15
DISPARITY_ERR_CNT_15
Bits
15:0
31:16
Default
0x0
0x0
Description
PCIEP_RESERVED - R - 32 bits - PCIEIND_P:0x0
Field Name
PCIEP_RESERVED
Reserved
Bits
31:0
Default
0xffffffff
Description
Reserved
PCIEP_SCRATCH - RW - 32 bits - PCIEIND_P:0x1
Field Name
PCIEP_SCRATCH
Scratch Register
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-356
Scratch Register
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIEP_HW_DEBUG - RW - 32 bits - PCIEIND_P:0x2
Field Name
HW_00_DEBUG
HW_01_DEBUG
HW_02_DEBUG
HW_03_DEBUG
HW_04_DEBUG
HW_05_DEBUG
HW_06_DEBUG
HW_07_DEBUG
HW_08_DEBUG
HW_09_DEBUG
HW_10_DEBUG
HW_11_DEBUG
HW_12_DEBUG
HW_13_DEBUG
HW_14_DEBUG
HW_15_DEBUG
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
15
0x0
Hardware Debug Register
Description
Bit [0]
Bit [1]
Bit [2]
Bit [3]
Bit [4]
Bit [5]
Bit [6]
Bit [7]
Bit [8]
Bit [9]
Bit [10]
Bit [11]
Bit [12]
Bit [13]
REGS_LC_NO_TSx_PAD_RCVD_DIS. Training sets can
contain link and lane numbers set to PAD when
transitioning from Polling.Active to Detect.Idle.
REGS_LC_ALLOW_TX_L1_CONTROL. Allow TX to
prevent LC from going to L1 when there are outstanding
completions.
PCIEP_PORT_CNTL - RW - 32 bits - PCIEIND_P:0x10
Field Name
SLV_PORT_REQ_EN
Bits
0
Default
0x1
CI_SNOOP_OVERRIDE
1
0x0
HOTPLUG_MSG_EN
2
0x0
NATIVE_PME_EN
3
0x1
SEQNUM_DEBUG_MODE
4
0x0
PMI_BM_DIS
5
0x0
CI_SLV_CPL_STATIC_ALLOC_LIMIT_S
14:8
0x0
CI_SLV_CPL_STATIC_ALLOC_LIMIT_N
S
22:16
0x0
Port Control Register
© 2009 Advanced Micro Devices, Inc.
Description
Suspends all slave requests to client
0=Allow slave to be suspended
1=Ignore slave suspend signal
Forces all slave requests to be snoop requests
0=Do not force all slave requests to be snoop requests
1=Force all slave requests to be snoop requests
Enables hot-plug messages
0=Disable hot-plug messages
1=Enable hot-plug messages
Enables native PME
0=Disable native PME
1=Enable native PME
Enables debug sequence number
0=Normal operation
1=Enable debug sequence number test mode
0=Normal
1=Disable
Limit for outstanding Slave Snooped Non-Posted request to
Slave
0=128
Limit for outstanding Slave Non-Snooped Non-Posted
request to Slave
0=128
43451 780G Register Reference Guide (Pub) Rev 1.01
2-357
PCIE Indirect Registers
PCIE_TX_CNTL - RW - 32 bits - PCIEIND_P:0x20
Field Name
TX_REPLAY_NUM_COUNT (R)
Bits
9:0
Default
0x0
TX_SNR_OVERRIDE
11:10
0x0
TX_RO_OVERRIDE
13:12
0x0
TX_PACK_PACKET_DIS
14
0x0
TX_GENERATE_CRC_ERR
15
0x0
18:16
19
0x0
0x1
TX_CPL_PASS_P
20
0x1
TX_NP_PASS_P
21
0x0
TX_FC_UPDATE_TIMEOUT_SEL
25:24
0x2
TX_FC_UPDATE_TIMEOUT
TX Control Register
31:26
0x7
TX_GAP_BTW_PKTS
TX_FLUSH_TLP_DIS
Description
TX Replay Number Counter. Keeps track of the number of
replays that have occured
Snoop Not Required Override. Control of the Snoop bit for
master requests
0=Generate bit as normal
1=Override equation, and always set bit
2=Override equation, and always clear bit
3=Invalid
Relaxed Ordering Override. Controls relaxed ordering bit for
master requests
0=Generate bit as normal
1=Override equation, and always set bit
2=Override equation, and always clear bit
3=Invalid
Packet Packing Disable. Back-to-back packing of TLP and
DLLP
0=Place packets as close as allowable
1=Place STP/SDP in lane 0 only
Generates CRC errors from TX by zeroing CRC field.
0=Generate proper CRC
1=Generate bad CRC
Number of idle cycles between DLLP and TLP
Disables flushing TLPs when Data Link is down
0=Normal
1=Disable
Ordering rule. Let Completion Pass Posted
0=no pass
1=CPL pass
Ordering rule. Let Non-Posted Pass Posted
0=no pass
1=NP pass
To adjust the length of the timeout interval before sending
out flow control update
0=Disable flow control
1=4x clock cycle
2=1024x clock cycle
3=4096x clock cycle
Interval length to send flow control update
PCIE_TX_REQUESTER_ID - RW - 32 bits - PCIEIND_P:0x21
Field Name
TX_REQUESTER_ID_FUNCTION (R)
Bits
2:0
Default
0x0
TX_REQUESTER_ID_DEVICE
7:3
0x0
TX_REQUESTER_ID_BUS
15:8
0x0
TX Requester ID Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-358
Description
Function ID of Requester for Master transactions or
Completer for Slave Completions
Device ID of Requester for Master transactions or
Completer for Slave Completions
Bus ID of Requester for Master transactions or Completer
for Slave Completions
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_TX_VENDOR_SPECIFIC - RW - 32 bits - PCIEIND_P:0x22
Field Name
TX_VENDOR_DATA
Bits
23:0
Default
0x0
TX Vendor Specific DLLP
Description
Writing to this register generates a Vendor Specific DLLP
using Vendor Data for the payload
PCIE_TX_REQUEST_NUM_CNTL - RW - 32 bits - PCIEIND_P:0x23
Field Name
TX_NUM_P_ACK
TX_NUM_P_ACK_EN
TX_NUM_NP_ACK
Bits
5:0
7
13:8
Default
0x10
0x0
0x2
TX_NUM_NP_VC1_ACK_EN
14
0x0
TX_NUM_NP_ACK_EN
15
0x0
21:16
23
29:24
0x1c
0x0
0x2
TX_NUM_OUTSTANDING_NP_VC1_EN
30
0x0
TX_NUM_OUTSTANDING_NP_EN
31
0x0
TX_NUM_CPL_ACK
TX_NUM_CPL_ACK_EN
TX_NUM_OUTSTANDING_NP
TX Request Num Control Register
Description
Number of Posted requests sent out before ACK
Enable for number of Posted requests sent out before ACK
Number of Non-Posted (VC1 amd VC1) requests sent out
before ACK
Enable for number of Non-Posted VC1 requests sent out
before ACK
Enable for number of Non-Posted requests sent out before
ACK
Number of Completions sent out before ACK
Enable for number of Completions sent out before ACK
Number of Non-posted (VC0 and VC1) requests sent out
before completion
Enable for number of Non-posted VC1 requests sent out
before completion
Enable for number of Non-posted requests sent out before
completion
PCIE_TX_SEQ - R - 32 bits - PCIEIND_P:0x24
Field Name
TX_NEXT_TRANSMIT_SEQ
TX_ACKD_SEQ
TX Sequence Register
Bits
11:0
27:16
Default
0x0
0x0
Description
Next Transmit Sequence Number to send out
Last Acknowledged Sequence Number
PCIE_TX_REPLAY - RW - 32 bits - PCIEIND_P:0x25
Field Name
TX_REPLAY_NUM
TX_REPLAY_TIMER_OVERWRITE
TX_REPLAY_TIMER
TX Replay Register
Bits
9:0
15
31:16
Default
0x3
0x0
0x90
Description
Controls Replay Number before Link goes to Retrain
Trigger for Replay Timer
Replay Timer - when expired do Replay
PCIE_TX_ACK_LATENCY_LIMIT - RW - 32 bits - PCIEIND_P:0x26
Field Name
TX_ACK_LATENCY_LIMIT
TX_ACK_LATENCY_LIMIT_OVERWRITE
TX ACK Latency Limit
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
8
Default
0x0
0x0
Description
ACK Latency Limit for scheduling ACK DLLP transmission
Use register value instead of hardware value from link width
43451 780G Register Reference Guide (Pub) Rev 1.01
2-359
PCIE Indirect Registers
PCIE_TX_CREDITS_ADVT_P - R - 32 bits - PCIEIND_P:0x30
Field Name
TX_CREDITS_ADVT_PD
TX_CREDITS_ADVT_PH
Posted advertised credits
Bits
11:0
23:16
Default
0x0
0x0
Description
Posted data credits
Posted header credits
PCIE_TX_CREDITS_ADVT_NP - R - 32 bits - PCIEIND_P:0x31
Field Name
TX_CREDITS_ADVT_NPD
TX_CREDITS_ADVT_NPH
Non-posted advertised credits
Bits
11:0
23:16
Default
0x0
0x0
Description
Non-posted data credits
Non-posted header credits
PCIE_TX_CREDITS_ADVT_CPL - R - 32 bits - PCIEIND_P:0x32
Field Name
TX_CREDITS_ADVT_CPLD
TX_CREDITS_ADVT_CPLH
Completion advertised credits
Bits
11:0
23:16
Default
0x0
0x0
Description
Completion data credits
Completion header credits
PCIE_TX_CREDITS_INIT_P - R - 32 bits - PCIEIND_P:0x33
Field Name
TX_CREDITS_INIT_PD
TX_CREDITS_INIT_PH
Posted initial credits
Bits
11:0
23:16
Default
0x0
0x0
Posted data credits
Posted header credits
Description
PCIE_TX_CREDITS_INIT_NP - R - 32 bits - PCIEIND_P:0x34
Field Name
TX_CREDITS_INIT_NPD
TX_CREDITS_INIT_NPH
Non-posted initial credits
Bits
11:0
23:16
Default
0x0
0x0
Description
Non-posted data credits
Non-posted header credits
PCIE_TX_CREDITS_INIT_CPL - R - 32 bits - PCIEIND_P:0x35
Field Name
TX_CREDITS_INIT_CPLD
TX_CREDITS_INIT_CPLH
Completion initial credits
Bits
11:0
23:16
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-360
Description
Completion data credits
Completion header credits
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_TX_CREDITS_STATUS - RW - 32 bits - PCIEIND_P:0x36
Field Name
Bits
Default
Description
TX_CREDITS_ERR_PD
0
0x0
RW1C - Posted Data Credits Error
TX_CREDITS_ERR_PH
1
0x0
RW1C - Posted Header Credits Error
TX_CREDITS_ERR_NPD
2
0x0
RW1C - Non-posted Data Credits Error
TX_CREDITS_ERR_NPH
3
0x0
RW1C - Non-posted Header Credits Error
TX_CREDITS_ERR_CPLD
4
0x0
RW1C - Cpl Data Credits Error
TX_CREDITS_ERR_CPLH
5
0x0
RW1C - Cpl Header Credits Error
TX_CREDITS_CUR_STATUS_PD (R)
16
0x0
The current status of the posted data credits
TX_CREDITS_CUR_STATUS_PH (R)
17
0x0
The current status of the posted header credits
TX_CREDITS_CUR_STATUS_NPD (R)
18
0x0
The current status of the non-posted data credits
TX_CREDITS_CUR_STATUS_NPH (R)
19
0x0
The current status of the non-posted header credits
TX_CREDITS_CUR_STATUS_CPLD (R)
20
0x0
The current status of the cpl data credits
TX_CREDITS_CUR_STATUS_CPLH (R)
21
0x0
The current status of the cpl header credits
TX Credits status. When set to 1, remaining credits > init credits. Status bit will remain 1 until a 1 is written to it.
PCIE_P_PORT_LANE_STATUS - RW - 32 bits - PCIEIND_P:0x50
Field Name
PORT_LANE_REVERSAL (R)
Bits
0
Default
0x0
PHY_LINK_WIDTH (R)
6:1
0x0
Description
Reverse lanes and control signals associated with a port
0=Port Lane order is normal
1=Port Lane order is reversed
Link Width
0=6'b00_0000 disabled
1=6'b00_0001 x1
2=6'b00_0010 x2
3=6'b00_0100 x4
4=6'b00_1000 x8
5=6'b01_0000 x12
6=6'b10_0000 x16
Port-Lane Status Register
PCIE_FC_P - RW - 32 bits - PCIEIND_P:0x60
Field Name
PD_CREDITS
PH_CREDITS
Posted Flow Control Registers
Bits
7:0
15:8
Default
0x8
0x2
Description
Posted Data Flow Control Advertised Credits
Posted Header Flow Control Advertised Credits
PCIE_FC_NP - RW - 32 bits - PCIEIND_P:0x61
Field Name
NPD_CREDITS
NPH_CREDITS
Non-Posted Flow Control Registers
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
15:8
Default
0x2
0x2
Description
Non-Posted Data Flow Control Advertised Credits
Non-Posted Header Flow Control Advertised Credits
43451 780G Register Reference Guide (Pub) Rev 1.01
2-361
PCIE Indirect Registers
PCIE_FC_CPL - RW - 32 bits - PCIEIND_P:0x62
Field Name
CPLD_CREDITS
CPLH_CREDITS
Completion Flow Control Registers
Bits
7:0
15:8
Default
0x0
0x0
Description
Completion Data Flow Control Credits
Completion Header Flow Control Credits
PCIE_ERR_CNTL - RW - 32 bits - PCIEIND_P:0x6A
Field Name
ERR_REPORTING_DIS
ERR_GEN_INTERRUPT
SYM_UNLOCKED_EN
Bits
0
1
2
Default
0x0
0x0
0x0
Error Control Registers
Description
Disables PCI Express Advanced Error Reporting
Enables Interrupt Generation for errors
Enables Reporting of Symbol Unlocked Errors
0=Disable reporting unlocked symbol errors
1=Report unlocked symbol errors
PCIE_RX_CNTL - RW - 32 bits - PCIEIND_P:0x70
Field Name
RX_IGNORE_IO_ERR
RX_IGNORE_BE_ERR
RX_IGNORE_MSG_ERR
RX_IGNORE_CRC_ERR (R)
RX_IGNORE_CFG_ERR
RX_IGNORE_CPL_ERR
RX_IGNORE_EP_ERR
RX_IGNORE_LEN_MISMATCH_ERR
RX_IGNORE_MAX_PAYLOAD_ERR
RX_IGNORE_TC_ERR
RX_IGNORE_CFG_UR
RX_IGNORE_IO_UR
RX_IGNORE_VEND0_UR
RX_NAK_IF_FIFO_FULL
RX_GEN_ONE_NAK
RX_FC_INIT_FROM_REG
RX_RCB_CPL_TIMEOUT
RX_RCB_CPL_TIMEOUT_MODE
RX_PCIE_CPL_TIMEOUT_DIS
RX Control Register
Bits
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x0
18:16
0x0
19
20
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-362
Description
Ignores Malformed I/O TLP Errors
Ignores Malformed Byte Enable TLP Errors
Ignores Malformed Message Error
Ignores CRC Errors
Ignores Malformed Configuration Errors
Ignores Malformed Completion Errors
Ignores Malformed EP Errors
Ignores Malformed Length Mismatch Errors
Ignores Malformed Maximum Payload Errors
Ignores Malformed Traffic Class Errors
Reserved
Reserved
Ignores Vendor Type 0 Messages
Sends NAK if RX internal FIFO is full
Generates NAK only for the first bad packet until replayed
Flow Control Initialization from registers
0=Init FC from FIFO sizes
1=Init FC from registers
RCB cpl timeout
0=Disable
1=50us
2=10ms
3=25ms
4=50ms
5=100ms
6=500ms
7=1ms
RCB cpl timeout on link down
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_RX_LASTACK_SEQNUM - R - 32 bits - PCIEIND_P:0x71
Field Name
RX_LASTACK_SEQNUM
RX Last Acked Sequence Number Register
Bits
11:0
Default
0x0
Description
Last Acked sequence number
PCIE_RX_VENDOR_SPECIFIC - R - 32 bits - PCIEIND_P:0x72
Field Name
RX_VENDOR_DATA
RX_VENDOR_STATUS
Bits
23:0
Default
0x0
24
0x0
RX Vendor Specific DLLP
Description
Writing to this register will re-arm to capture the next
Vendor Specific DLLP
Indicates that a Vendor Specific DLLP was decoded, and
that Vendor Data was captured
PCIE_RX_CREDITS_ALLOCATED_P - R - 32 bits - PCIEIND_P:0x80
Field Name
RX_CREDITS_ALLOCATED_PD
Bits
11:0
Default
0x0
RX_CREDITS_ALLOCATED_PH
23:16
0x0
RX Credits Allocated Register (Posted)
Description
For posted TLP data, the number of FC units granted to
transmitter since initialization, modulo 4096
For posted TLP header, the number of FC units granted to
transmitter since initialization, modulo 256
PCIE_RX_CREDITS_ALLOCATED_NP - R - 32 bits - PCIEIND_P:0x81
Field Name
RX_CREDITS_ALLOCATED_NPD
Bits
11:0
Default
0x0
RX_CREDITS_ALLOCATED_NPH
23:16
0x0
Description
For non-posted TLP data, the number of FC units granted
to transmitter since initialization, modulo 4096
For non-posted TLP header, the number of FC units
granted to transmitter since initialization, modulo 256
RX Credits Allocated Register (Non-Posted)
PCIE_RX_CREDITS_ALLOCATED_CPL - R - 32 bits - PCIEIND_P:0x82
Field Name
RX_CREDITS_ALLOCATED_CPLD
Bits
11:0
Default
0x0
RX_CREDITS_ALLOCATED_CPLH
23:16
0x0
RX Credits Allocated Register (Completion)
Description
For completion TLP data, the number of FC units granted to
transmitter since initialization, modulo 4096
For completion TLP header, the number of FC units granted
to transmitter since initialization, modulo 256
PCIE_RX_CREDITS_RECEIVED_P - R - 32 bits - PCIEIND_P:0x83
Field Name
RX_CREDITS_RECEIVED_PD
Bits
11:0
Default
0x0
RX_CREDITS_RECEIVED_PH
23:16
0x0
RX Credits Received Register (Posted)
© 2009 Advanced Micro Devices, Inc.
Description
For posted TLP data, the number of FC units consumed by
valid TLP received since initialization, modulo 4096
For posted TLP header, the number of FC units consumed
by valid TLP received since initialization, modulo 256
43451 780G Register Reference Guide (Pub) Rev 1.01
2-363
PCIE Indirect Registers
PCIE_RX_CREDITS_RECEIVED_NP - R - 32 bits - PCIEIND_P:0x84
Field Name
RX_CREDITS_RECEIVED_NPD
Bits
11:0
Default
0x0
RX_CREDITS_RECEIVED_NPH
23:16
0x0
RX Credits Received Register (Non-Posted)
Description
For non-posted TLP data, the number of FC units
consumed by valid TLP received since initialization, modulo
4096
For non-posted TLP header, the number of FC units
consumed by valid TLP received since initialization, modulo
256
PCIE_RX_CREDITS_RECEIVED_CPL - R - 32 bits - PCIEIND_P:0x85
Field Name
RX_CREDITS_RECEIVED_CPLD
Bits
11:0
Default
0x0
RX_CREDITS_RECEIVED_CPLH
23:16
0x0
RX Credits Received Register (Completion)
Description
For completion TLP data, the number of FC units consumed
by valid TLP received since initialization, module 4096
For completion TLP header, the number of FC units
consumed by valid TLP received since initialization, module
256
PCIE_LC_CNTL - RW - 32 bits - PCIEIND_P:0xA0
Field Name
LC_CM_HI_ENABLE_COUNT
Bits
0
Default
0x0
LC_DONT_ENTER_L23_IN_D0
LC_RESET_L_IDLE_COUNT_EN
LC_RESET_LINK
LC_16X_CLEAR_TX_PIPE
1
2
3
7:4
0x0
0x0
0x0
0x5
LC_L0S_INACTIVITY
11:8
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-364
Description
Enables count for CM_HIGH - when transmitter is to be
turned on stop when the counter reaches
CM_HI_COUNT_LIMIT_ON.
If number of lanes = 1 or 2: CM_HI_COUNT_LIMIT_ON =
12 or 10.
If number of lanes = 3 or 4: CM_HI_COUNT_LIMIT_ON =
10 or 12.
If number of lanes > 4: CM_HI_COUNT_LIMIT_ON = 10 or
15.
Do not enter L23 in D0 state.
Enables reset of electrical idle counter.
Reset an individual link without resetting the other ports.
Adjusts the time that the LC waits for the pipe to be idle.
Setting this field to 0 results in the maximum time.
Otherwise, the delay increases as this field is incremented.
L0s inactivity timer setting
0=L0s is disabled
1=40ns
2=80ns
3=120ns
4=200ns
5=400ns
6=1us
7=2us
8=4us
9=10us
10=40us
11=100us
12=400us
13=1ms
14=4ms
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
LC_L1_INACTIVITY
15:12
0x0
LC_PMI_TO_L1_DIS
16
0x0
17
19:18
0x0
0x0
LC_FACTOR_IN_EXT_SYNC
20
0x0
LC_WAIT_FOR_PM_ACK_DIS
LC_WAKE_FROM_L23
LC_L1_IMMEDIATE_ACK
21
22
23
0x0
0x0
0x0
24
26:25
0x0
0x0
27
28
29
30
31
0x0
0x0
0x1
0x1
0x0
LC_INC_N_FTS_EN
LC_LOOK_FOR_IDLE_IN_L1L23
LC_ASPM_TO_L1_DIS
LC_DELAY_COUNT
LC_DELAY_L0S_EXIT
LC_DELAY_L1_EXIT
LC_EXTEND_WAIT_FOR_EL_IDLE
LC_ESCAPE_L1L23_EN
LC_GATE_RCVR_IDLE
Link Control Register
L1 inactivity timer setting
0=L1 is disabled
1=1us
2=2us
3=4us
4=10us
5=20us
6=40us
7=100us
8=400us
9=1ms
10=4ms
11=10ms
12=40ms
13=100ms
14=400ms
Disables the transition to L1 caused by programming
PMI_STATE to non-D0
Enables incrementing N_FTS for each transition to recovery
Controls the number of clocks to wait for Electrical Idle set
in L1, L23
0=250
1=100
2=10000
3=3000000
Factors in the extended sync bit in the calculation for the
replay timer adjustment
Disables waiting for PM_ACK in L23 ready entry handshake
For upstream component, wake the link from L23 ready
Always ACK an ASPM L1 entry DLLP (ie. never generate
PM_NAK)
Disables ASPM L1
Controls minimum amount of time to stay in L0s or L1
0=255/ 4095 (Power-down)
1=1250 / 16383 (Power-down)
2=5000/ 65535 (Power-down)
3=25000 / 262143 (Power-down)
Enables staying in L0s for a minimum time
Enables staying in L1 for a minimum time
Waits for Electrical idle in L1/L23 ready value
Enables L1/L23 entry escape arcs
Ignores PHY Electrical idle detector
0=LC will look for PE_LC_IdleDetected
1=To gate off PE_LC_IdleDetected to LC, so that LC
never sees receivers enter EIDLE
PCIE_LC_CNTL2 - RW - 32 bits - PCIEIND_P:0xB1
Field Name
LC_TIMED_OUT_STATE (R)
LC_STATE_TIMED_OUT
LC_LOOK_FOR_BW_REDUCTION
LC_MORE_TS2_EN
LC_X12_NEGOTIATION_DIS
LC_LINK_UP_REVERSAL_EN
LC_ILLEGAL_STATE
© 2009 Advanced Micro Devices, Inc.
Bits
5:0
6
7
Default
0x0
0x0
0x1
8
9
10
11
0x0
0x1
0x0
0x0
Description
States that the LC was in when the deadman timer expired
Deadman timer expired.
Enables check for bandwidth change when reporting Link
Bandwidth Notification Status.
0=Do not check if bandwidth was reduced.
1=Check if bandwidth was reduced.
Sends out 128 sets instead of 16.
Disables x12 negotiation.
Allows reversal for a wider width in link up.
The LC is in an illegal state.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-365
PCIE Indirect Registers
LC_ILLEGAL_STATE_RESTART_EN
LC_WAIT_FOR_OTHER_LANES_MODE
12
13
0x0
0x0
15:14
0x0
LC_DISABLE_INFERRED_ELEC_IDLE_
DET
16
0x0
LC_ALLOW_PDWN_IN_L1
17
0x0
LC_ALLOW_PDWN_IN_L23
18
0x0
LC_DEASSERT_RX_EN_IN_L0S
LC_BLOCK_EL_IDLE_IN_L0
19
20
0x0
0x0
LC_RCV_L0_TO_RCV_L0S_DIS
LC_ASSERT_INACTIVE_DURING_HOL
D
LC_WAIT_FOR_LANES_IN_LW_NEG
LC_PWR_DOWN_NEG_OFF_LANES
LC_DISABLE_LOST_SYM_LOCK_ARCS
LC_LINK_BW_NOTIFICATION_DIS
LC_ENABLE_RX_CR_EN_DEASSERTIO
N
21
22
0x0
0x0
24:23
25
26
27
28
0x0
0x1
0x1
0x0
0x0
30:29
0x0
31
0x1
LC_ELEC_IDLE_MODE
LC_TEST_TIMER_SEL
LC_ENABLE_INFERRED_ELEC_IDLE_F
OR_PI
Enables the LC to be restarted when it is in an illegal state.
Eliminates delay introduced by waiting for other lanes.
0=Timer based
1=Identical Training Set based
Electrical Idle Mode for LC.
0=GEN1 - entry:PHY, exit:PHY; GEN2 - entry:infer,
exit:PHY
1=GEN1 - entry:infer, exit:PHY; GEN2 - entry:infer, exit
PHY
2=GEN1 - entry:PHY, exit:PHY; GEN2 - entry:PHY,
exit:PHY
3=Reserved
Disables Inferred Electrical Idle detection.
0=Inferred Electrical Idle Detection is enabled
1=Inferred Electrical Idle Detection is disabled
Sets the BIF_CHIP_CLK_PDWN output to 1 when the LC is
in the L1 state.
Sets the BIF_CHIP_CLK_PDWN output to 1 when the LC is
in the L23_Ready state.
Turns off transmitters when the link is in L0s.
Prevents the Electrical Idle from causing a transition from
Rcv_L0 to Rcv_L0s.
Disables transition from Rcv_L0 to Rcv_L0s
Asserts the INACTIVE_LANES signals when
CHIP_BIF_hold_training is high.
Enables the deassertion of PG2RX_CR_EN to lock clock
recovery parameter when lane is in electrical idle
0=CR_EN is always asserted
1=CR_EN is deasserted when RX_EN is deasserted
during L0s/L1 and inactive lanes
State timeout select
0=LTSSM uses spec compliant timeout values.
1=LTSSM uses simulation timeout values.
2=LTSSM uses decreased timeout values for lab testing.
3=Reserved
Enables Inferred Electrical Idle Detection for PI (Physical
Layer blocks)
0=Inferred Electrical Idle Detection is disabled for PI
(Physical Layer block)
1=Inferred Electrical Idle Detection is enabled for PI
(Physical Layer block)
Link Control Register 2
PCIE_LC_CNTL3 - RW - 32 bits - PCIEIND_P:0xB5
Field Name
LC_SELECT_DEEMPHASIS
Bits
0
Default
0x0
LC_SELECT_DEEMPHASIS_CNTL
2:1
0x0
3
0x0
LC_RCVD_DEEMPHASIS (R)
43451 780G Register Reference Guide (Pub) Rev 1.01
2-366
Description
Downstream De-Emphasis
0 = -6dB De-emphasis required
1 = -3.5dB De-emphasis required
Upstream De-Emphasis control
0=Use De-emphasis from CSR.
1=Use De-emphasis from downstream component.
2=Use -6dB De-emphasis.
3=Use -3.5dB De-emphasis.
De-emphasis setting advertised by other end.
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
LC_COMP_TO_DETECT
4
0x0
LC_RESET_TSX_CNT_IN_RLOCK_EN
5
0x1
Link Control Register 3
Modified Compliance Pattern control
0=No action taken.
1=Transition LTSSM from Polling.Compliance to Detect if
sending out Modified Compliance Pattern due to
receipt of TS1s.
TS Ordered Set Counter Control in Recovery.RcvrLock
0=No change in Training Sequence counter when
DIRECTED_SPEED_CHANGE asserted in
Recovery.RcvrLock.
1=Reset Training Sequence counter when
DIRECTED_SPEED_CHANGE is asserted in
Recovery.RcvrLock.
PCIE_LC_BW_CHANGE_CNTL - RW - 32 bits - PCIEIND_P:0xB2
Field Name
LC_BW_CHANGE_INT_EN
LC_HW_INIT_SPEED_CHANGE (R)
Bits
0
1
Default
0x0
0x0
LC_SW_INIT_SPEED_CHANGE (R)
2
0x0
LC_OTHER_INIT_SPEED_CHANGE (R)
3
0x0
LC_RELIABILITY_SPEED_CHANGE (R)
4
0x0
LC_FAILED_SPEED_NEG (R)
5
0x0
LC_LONG_LW_CHANGE (R)
6
0x0
LC_SHORT_LW_CHANGE (R)
7
0x0
LC_LW_CHANGE_OTHER (R)
8
0x0
LC_LW_CHANGE_FAILED (R)
9
0x0
LC_LINK_BW_NOTIFICATION_DETECT
_MODE
10
0x0
Description
Enables Interrupt when the link bandwidth changes.
Link speed changed due to a hardware initiated speed
negotiation.
Link speed changed due to a software initiated speed
negotiation.
Link speed changed due to a speed negotiation initiated by
the other end of the link.
Link speed changed due to a reliability issue at the current
speed.
Link speed change failed and link speed was reverted to
initial speed.
Link width was changed due to a long dynamic link width
reconfiguration.
Link width was changed due to a short dynamic link width
reconfiguration.
Link width changed and the change was initiated by the
other end of the link.
Link width change was initiated by the width was not
changed.
Control Link Bandwidth Management for speed changes in
Detect.
0=Disable Link Bandwidth Management Capabilities in
Detect.
1=Update LINK_BW_MANAGEMENT_STATUS when
speed changes in Detect.
LC Bandwidth Change Notification Control Register
PCIE_LC_TRAINING_CNTL - RW - 32 bits - PCIEIND_P:0xA1
Field Name
LC_TRAINING_CNTL
Bits
3:0
Default
0x0
LC_COMPLIANCE_RECEIVE
4
0x0
LC_LOOK_FOR_MORE_NON_MATCHIN
G_TS1
5
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Training control bits in training sets
0=Reserved
1=Disable Link
2=Loopback
3=Disable Scrambling. The training control signal will be
asserted in the TS when the associated bit is set to 1.
Control for the Compliance Receive bit in Training
Sequence 1 Ordered Sets.
Look for more non-mataching TS1 ordered sets.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-367
PCIE Indirect Registers
LC_POINT_7_PLUS_EN
6
0x1
7
10:8
11
0x1
0x0
0x0
LC_INIT_SPD_CHG_WITH_CSR_EN
12
0x1
LC_EXTEND_WAIT_FOR_SKP
16
0x1
LC_AUTONOMOUS_CHANGE_OFF
17
0x0
LC_UPCONFIGURE_CAP_OFF
18
0x0
LC_STATIC_TX_PIPE_COUNT_EN
21
0x0
23:22
0x0
24
0x0
LC_L1_LONG_WAKE_FIX_EN
LC_POWER_STATE (R)
LC_DONT_GO_TO_L0S_IF_L1_ARMED
LC_ASPM_L1_NAK_TIMER_SEL
LC_DONT_DEASSERT_RX_EN_IN_R_S
PEED
LC_DONT_DEASSERT_RX_EN_IN_TES
T
LC_RESET_ASPM_L1_NAK_TIMER
25
0x0
26
0x1
LC_DEBUG_1
27
0x0
LC_DEBUG_2
28
0x0
LC_DEBUG_3
29
0x0
LC_DEBUG_4
30
0x0
LC_DEBUG_5
31
0x0
Enables PCIe 2.0 Revision 0.9 features that are included in
the Revision 0.7 compliant code.
Enables fix for FTS going to L1 problem
Link Power state
Prevents the LTSSM from going to Rcv_L0s if it has already
acknowledged a request to go to L1 but it hasn't
transitioned there yet.
Control PCIe 2.0 clause that states that
directed_speed_change should be set if the Retrain Link bit
is set to 1 and the Target Link Speed is not equal to the
current link speed.
0=Speed negotiation will not be initiated by
RETRAIN_LINK Configuration bit
1=Speed Negotiation can be initiated if RETRAIN_LINK is
set and Target Link Speed does not equal the current
link speed
Extends the timer when in Rcv_L0s_Skp state. The bit is
inverted before being used.
'Autonomous Change' Data Rate Identifier Control
0='Autonomous Change' is reported as defined in the
PCIE 2.0 specification.
1=Do not report 'Autonomous Change'.
'Upconfigurat Capability' Data Rate Identifier Control
0='Upconfigure Capability' is reported as defined in the
PCIE 2.0 specification.
1=Do not report 'Upconfigure Capability'.
Use the same WAIT_FOR_EMPTY_PIPE values for all link
widths when going to L1 or L23.
Select timer value to be used when a request to go to L1 is
declined i.e. NAK is sent.
0=9.5us
1=3.2us
2=1.6us
3=0.8us
Prevents deassertion of RX_EN during Recovery.Speed.
Prevents deassertion of RX_EN during Polling.Compliance
and Loopback.
Prevents L1 Nak Counter from being continuously reset
before it has expired (i.e. reached 9.5us) if additional ASPM
L1 requests received.
0=Don't reset the 9.5us L1 Nak Counter if additional
ASPM L1 requests received.
1=Reset the 9.5us L1 Nak Counter if additional ASPM L1
requests received before counter finishes.
Added this bit in case fields are needed after registers are
frozen.
Added this bit in case fields are needed after registers are
frozen.
Added this bit in case fields are needed after registers are
frozen.
Added this bit in case fields are needed after registers are
frozen.
Added this bit in case fields are needed after registers are
frozen.
LC Training Control Register
43451 780G Register Reference Guide (Pub) Rev 1.01
2-368
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_LC_LINK_WIDTH_CNTL - RW - 32 bits - PCIEIND_P:0xA2
Field Name
LC_LINK_WIDTH
LC_LINK_WIDTH_RD (R)
LC_RECONFIG_ARC_MISSING_ESCAP
E
LC_RECONFIG_NOW
LC_RENEGOTIATION_SUPPORT (R)
Bits
2:0
6:4
7
Default
0x6
0x0
0x0
8
9
0x0
0x0
LC_RENEGOTIATE_EN
LC_SHORT_RECONFIG_EN
LC_UPCONFIGURE_SUPPORT
LC_UPCONFIGURE_DIS
LC_UPCFG_WAIT_FOR_RCVR_DIS
10
11
12
13
14
0x0
0x0
0x0
0x0
0x0
LC_UPCFG_TIMER_SEL
15
0x0
LC_DEASSERT_TX_PDNB
16
0x0
LC_L1_RECONFIG_EN
17
0x0
Reserved
Read back link width
Reserved
Description
Reserved
Reserved
0=Other end does not support link width renegotiation.
1=Other end does support link width renegotiation.
Enables re-negotiation
Reserved
0=Enable
1=Disable
0=1 msec
1=use LC_WAIT_FOR_LANES_IN_LW_NEG values
TX_PDNB Control for unused lanes
0=Keep TX_PDNB asserts for unused lanes.
1=Deassert TX_PDNB for unused lanes
Control for link width change in L1 state.
0=Link width reconfiguration can not be initiated from L1.
1=Link width reconfiguration can be initiated from L1.
Link Width Control
PCIE_LC_N_FTS_CNTL - RW - 32 bits - PCIEIND_P:0xA3
Field Name
LC_XMIT_N_FTS
LC_XMIT_N_FTS_OVERRIDE_EN
LC_XMIT_FTS_BEFORE_RECOVERY
LC_XMIT_N_FTS_LIMIT
Bits
7:0
8
9
23:16
Default
0xc
0x0
0x0
0xff
LC_N_FTS (R)
LC Number of FTS Control
31:24
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Number of FTS to override the strap value
Enables the previous field to override the strap value.
Transmit FTS before Recovery.
Limit that the number of FTS can increment to when
incrementing is enabled.
Number of FTS captured from the other end of the link.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-369
PCIE Indirect Registers
PCIE_LC_SPEED_CNTL - RW - 32 bits - PCIEIND_P:0xA4
Field Name
LC_GEN2_EN_STRAP
Bits
0
Default
0x0
LC_TARGET_LINK_SPEED_OVERRIDE
_EN
1
0x0
LC_TARGET_LINK_SPEED_OVERRIDE
2
0x0
LC_FORCE_EN_SW_SPEED_CHANGE
3
0x0
LC_FORCE_DIS_SW_SPEED_CHANGE
4
0x0
LC_FORCE_EN_HW_SPEED_CHANGE
5
0x0
LC_FORCE_DIS_HW_SPEED_CHANGE
6
0x1
LC_INITIATE_LINK_SPEED_CHANGE
7
0x0
LC_SPEED_CHANGE_ATTEMPTS_ALL
OWED
LC_SPEED_CHANGE_ATTEMPT_FAILE
D (R)
9:8
0x0
10
0x0
LC_CURRENT_DATA_RATE (R)
11
0x0
LC_HW_VOLTAGE_IF_CONTROL
13:12
0x0
LC_VOLTAGE_TIMER_SEL
17:14
0xa
18
0x0
LC_GO_TO_RECOVERY
43451 780G Register Reference Guide (Pub) Rev 1.01
2-370
Description
PCIE Generation 2 enable bit. Strap Loadable.
0=Gen1 only support.
1=Gen2 supported.
Enables the overriding of the Target Link Speed
configuration register.
0=Disable override.
1=Override Target Link Speed with
LC_TARGET_LINK_SPEED_OVERRIDE.
Value used instead of Target Link Speed when override
enable is set.
0=Gen2 not supported when override is enabled.
1=Gen2 supported when override is enabled.
Forces the bif_core to allow speed changes initiated by
private registers.
Disables speed changes initiated by the bif_core private
registers.
Forces the bif_core to allow speed changes initiated by the
chip interface (based on voltage levels).
Disables speed changes initiated by the chip interface
(based on voltage levels).
Initiates speed negotiation when allowed by the register
settings.
Determines the number of speed change attempts that are
allowed.
Number of speed change attempts allowed has been
reached. This bit and the related counter can be cleared
using the LC_CLR_FAILED_SPD_CHANGE_CNT bit.
0=Gen1
1=Gen2
Controls the chip/bif_core speed control interface.
0=Ignore CHIP/BIF voltage interface. Voltage level is
always assumed to be high.
1=CHIP/BIF voltage interface is enabled.
2=CHIP only allowed to lower or raise the voltage when
the BIF is running at Gen1 data rate. CHIP must be
running at high voltage if BIF is running at Gen2 data
rate.
Controls the circuit that filters noise out of the chip/bif_core
voltage interface.
0=No Delay
1=10ns
2=100ns
3=1us
4=10us
5=100us
6=1ms
7=10ms
8=100ms
9=500ms
10=1sec
11=2sec
12=5sec
13=10sec
14=15sec
15=20sec
Forces the Link to Recovery. Only applicable when link in
L0 state.
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
LC_N_EIE_SEL
19
0x0
LC_DONT_CLR_TARGET_SPD_CHANG
E_STATUS
20
0x0
LC_CLR_FAILED_SPD_CHANGE_CNT
21
0x0
LC_1_OR_MORE_TS2_SPEED_ARC_E
N
22
0x0
LC_OTHER_SIDE_EVER_SENT_GEN2
(R)
23
0x0
LC_OTHER_SIDE_SUPPORTS_GEN2
(R)
24
0x0
LC_AUTO_RECOVERY_DIS
25
0x1
LC_SPEED_CHANGE_STATUS
26
0x0
LC_DATA_RATE_ADVERTISED (R)
27
0x0
LC_CHECK_DATA_RATE
28
0x1
LC_MULT_UPSTREAM_AUTO_SPD_CH
NG_EN
29
0x0
© 2009 Advanced Micro Devices, Inc.
Selects the number of EIE (K28.7) symbols that are going
to be sent when running at Gen2 speed and the link is
exiting L0s.
0=Send 4 EIE (K28.7) symbols before transmitting FTS
when exiting L0s at Gen2 speed.
1=Send 8 EIE (K28.7) symbols before transmitting FTS
when exiting L0s at Gen2 speed.
0=Clear speed negotiation failure initiated by Target Link
Speed in Detect.
1=Speed negotiation failure initiated by Target Link Speed
is only allowed to fail once.
This field will clear the
LC_SPEED_CHANGE_ATTEMPT_FAILED field when a '1'
is written to it.
0=No Change
1=Clear LC_SPEED_CHANGE_ATTEMPT_FAILED
register bit so that more SW or HW(Voltage) initiated
speed negotiations can be initiated.
0=Don't allow transition from Recovery.RcvrCfg to
Recovery.Speed if 1 to 7 TS2s are received.
1=Allow the the transition from Recovery.RcvrCfg to
Recovery.Speed if 1 to 7 TS2s with speed_change are
received.
0=Other side of link has never advertised that it supports
Gen2.
1=Other side of the link has ever advertised that it
supports Gen2 - although it may not currently support
Gen2.
0=Other side of the link does not currently advertise that it
supports Gen2.
1=Other side of the link currently supports Gen2.
0=Automatically go to Recovery in order to advertise that
a change in Gen2 support has occured due to a voltage
increase.
1=Do not automatically go to Recovery.
This will gate a HW (i.e. voltage) initiated change to Gen2
when set to 1.
0=No status.
1=Tried to change to Gen2 speed and other end refused.
Asserted when the other side no longer supports Gen2.
0=Only Gen1 support advertised.
1=Gen2 support advertised.
Determines if the LC is going to check the DATA RATE
symbol if the LC_GEN2_EN_STRAP bit is not set.
0=Only check the DATA RATE identifiers when Gen2 is
supported.
1=Always check the DATA RATE identifiers regardless of
Gen2.
Allows the upstream component to initiate speed changes
to the highest link speed supported by both ends of the link.
Note that multiple speed changes are only allowed if there
aren't any failures in previous speed change attempts.
Also, note that the
STRAP_BIF_AUTO_RC_SPEED_NEGOTIATION_DIS
must be 0.
0=The upstream component will only try to automatically
change the link to the highest link speed supported by
both ends once, regardless of whether the change is
successful or not.
1=The upstream component can automatically initiate
multiple speed changes.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-371
PCIE Indirect Registers
LC_INIT_SPEED_NEG_IN_L0s_EN
30
0x0
LC_INIT_SPEED_NEG_IN_L1_EN
31
0x0
Data Rate Control
0=Do not allow a speed change to be initialized when in
the L0s state.
1=Allow speed change negotiations to be initialized from
L0s.
0=Do not allow a speed change to be initialized when in
the L1 state.
1=Allow speed change negotiations to be initialized from
L1.
PCIE_LC_CDR_CNTL - RW - 32 bits - PCIEIND_P:0xB3
Field Name
LC_CDR_TEST_OFF
LC_CDR_TEST_SETS
LC_CDR_SET_TYPE
CDR Control Register
Bits
11:0
23:12
25:24
Default
0x60
0x18
0x1
Description
PCIE_LC_LANE_CNTL - RW - 32 bits - PCIEIND_P:0xB4
Field Name
LC_CORRUPTED_LANES (R)
LC_LANE_DIS
Lane Status and Control Register
Bits
15:0
31:16
Default
0x0
0x0
Description
Indicates if that associated lane had trouble during training.
Permanently disable associated lane.
PCIE_LC_STATE0 - R - 32 bits - PCIEIND_P:0xA5
Field Name
LC_CURRENT_STATE
LC_PREV_STATE1
LC_PREV_STATE2
LC_PREV_STATE3
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
Current LC State
1st Previous LC State
2nd Previous LC State
3rd Previous LC State
PCIE_LC_STATE1 - R - 32 bits - PCIEIND_P:0xA6
Field Name
LC_PREV_STATE4
LC_PREV_STATE5
LC_PREV_STATE6
LC_PREV_STATE7
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
4th Previous LC State
5th Previous LC State
6th Previous LC State
7th Previous LC State
PCIE_LC_STATE2 - R - 32 bits - PCIEIND_P:0xA7
Field Name
LC_PREV_STATE8
LC_PREV_STATE9
LC_PREV_STATE10
LC_PREV_STATE11
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-372
8th Previous LC State
9th Previous LC State
10th Previous LC State
11th Previous LC State
Description
© 2009 Advanced Micro Devices, Inc.
PCIE Indirect Registers
PCIE_LC_STATE3 - R - 32 bits - PCIEIND_P:0xA8
Field Name
LC_PREV_STATE12
LC_PREV_STATE13
LC_PREV_STATE14
LC_PREV_STATE15
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
12th Previous LC State
13th Previous LC State
14th Previous LC State
15th Previous LC State
Description
PCIE_LC_STATE4 - R - 32 bits - PCIEIND_P:0xA9
Field Name
LC_PREV_STATE16
LC_PREV_STATE17
LC_PREV_STATE18
LC_PREV_STATE19
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
16th Previous LC State
17th Previous LC State
18th Previous LC State
19th Previous LC State
PCIE_LC_STATE5 - R - 32 bits - PCIEIND_P:0xAA
Field Name
LC_PREV_STATE20
LC_PREV_STATE21
LC_PREV_STATE22
LC_PREV_STATE23
Link Control State Register
Bits
5:0
13:8
21:16
29:24
Default
0x0
0x0
0x0
0x0
Description
20th Previous LC State
21st Previous LC State
22nd Previous LC State
23rd Previous LC State
PCIEP_STRAP_LC - RW - 32 bits - PCIEIND_P:0xC0
Field Name
STRAP_FTS_yTSx_COUNT
STRAP_LONG_yTSx_COUNT
STRAP_MED_yTSx_COUNT
STRAP_SHORT_yTSx_COUNT
STRAP_SKIP_INTERVAL
STRAP_BYPASS_RCVR_DET
STRAP_COMPLIANCE_DIS
STRAP_FORCE_COMPLIANCE
STRAP_REVERSE_LC_LANES
STRAP_AUTO_RC_SPEED_NEGOTIATI
ON_DIS
STRAP_LANE_NEGOTIATION
Misc LC strap loadable register value
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
3:2
5:4
7:6
10:8
11
12
13
14
15
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
18:16
0x0
Lane Negotiation Modes
0=Compliant mode, widest possible link
1=Compliant mode, fix missing lane 0
2=Compliant mode, reverse only
3=Compliant mode, reverse only, don't require the sets to
be contiguous
4=Old mode, reverse only
5=Easy training mode, reverse only
6=Reliable mode, reverse only - means to reliably train, in
a reliable system
7=Reserved
43451 780G Register Reference Guide (Pub) Rev 1.01
2-373
PCIE Indirect Registers
PCIEP_STRAP_MISC - RW - 32 bits - PCIEIND_P:0xC1
Field Name
STRAP_EXIT_LATENCY
STRAP_REVERSE_LANES
Misc port strap loadable register values
Bits
3:0
4
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-374
Description
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
2.15
HTIU Northbridge Indirect Registers
PCI Bus 0 - Device 0 Registers
HTIU_DEBUG - RW - 32 bits - HTIUNBIND:0x5
HTIU_DEBUG
Field Name
Bits
31:0
Default
0x0
Description
Bits [31:8]=Reserved
Bit [7]=GSMinC3Only. Detect GSM traffic in C3 only
Bit [5]=Disable response fix
Bits [4:3]=Reserved
Bit [2]=Extend DLL reset to be 100ns coming out of reset
Bit [1]=Enable TXCLKs on debug bus. Do not turn this on in
production
Bit [0]=Enable RXCLKs on debug bus. Do not turn this on
in production
HTIU debug
HTIU_DOWNSTREAM_CONFIG - RW - 32 bits - HTIUNBIND:0x6
Field Name
Bits
0
Default
0x1
1
0x0
CfgHTiuRdRspPassPWMode
3:2
0x0
CfgHTiuTgtDonePassPWMode
5:4
0x0
CfgHTiuReqPassPWMode
7:6
0x0
CfgHTiuDisableNPDWait
CfgHTiuPDStage2En
8
9
0x0
0x0
CfgHTiuLockIOCArb
CfgHTiuHtdNoErr
10
11
0x0
0x0
CfgHtiuTxMaxRspCnt
CfgHTiuLargeRspCnt
ReqCompatModeDis
12
13
14
0x0
0x0
0x0
HTdSafeIssue
HTdPStreamEn
© 2009 Advanced Micro Devices, Inc.
Description
Setting this bit causes outstanding non-posted transactions
to block the posted channel. It should be cleared to avoid a
deadlock scenario
0=PW before NP done
1=PW after NP done
Downstream posted-write streaming. This register requires
LDTSTOP or RESET to take effect:
0=PW Streaming Disabled
1=PW Streaming Enabled
0=Disabled
1=Enable for higher performance
PassPW for upstream read responses
0=00 - From request packet
1=01 - From IOC
2=10 - Always 0
3=11 - Always 1
PassPW for upstream tgtdone
0=00 - From request packet
1=01 - Normally 1 but 0 for I/O cycle
2=10 - Always 0
3=11 - Always 1
PassPW for downstream requests to IOC
0=00 - From request packet
1=01 - Reserved
2=10 - Always 0
3=11 - Always 1
This bit should always be set to 0 for proper operation
Enables larger buffer for downstream posted data and
higher performance
Lock IOC arbiter. Should always be set to 0
Prevents the chipset from sending error bits in upstream
responses to the CPU
Reserved. This register controls no hardware
Enables 127 response buffer mode
Disables Compat bit decoding in htiu. Should be set to 0 for
proper operation
43451 780G Register Reference Guide (Pub) Rev 1.01
2-375
HTIU Northbridge Indirect Registers
FIDStpGntDetect
15
0x0
C3StpGntDetect
16
0x0
AllowNPPassPW
FastNPAvail
17
18
0x0
0x1
GCMDelay
21:19
0x3
GCMPCDelay
24:22
0x3
DispIntAck
25
0x0
PCIE_HT_NP_MEM_WRITE
26
0x0
SCAS_EN
27
0x0
28
31:29
0x0
0x0
DbgCntrMode
Reserved_31_29
Enables wait for display on StpGnt with FID SMAF
detection. Should be disabled if no internal gfx
Enables wait for display on StpGnt with C3 SMAF detection.
Should be disabled if no internal gfx
Enables PassPW functionality in non-posted transactions
Enables faster turnaround of NP buffer availability. Should
be set to 1
Delay between back-to-back transactions issued by GCM should not be set lower than 0x3
Delay between back-to-back PC transactions issued by
GCM - should not be set lower than 0x3
Ignores ACK from Display on StpGnt wait and generate
ACK internally
Enables NP protocol over PCIE for memory-mapped writes
targeting LPC. Set this bit to avoid a deadlock condition
Enables SCAS feature. All traffic between 1 and 2GB is
mapped onto a special 64 byte storage space. Should be
used for testing only
Enables rotating htiu debug bus
Bit [29]=Reserved. This register controls no hardware
Bit [30]=Enables a fix for tagging downstream NP requests
Bit [31]=Reserved. This register controls no hardware.
HTIU_UPSTREAM_CONFIG_0 - RW - 32 bits - HTIUNBIND:0x7
Bits
0
Default
0x0
delay_STPCLK_en
1
0x1
delay_FID_en
2
0x1
c3_delay_gfx_count_en
3
0x1
ups_igp_arb_en
4
0x0
IGP_ALL_en
5
0x0
IGP_ALL_PFC_en
6
0x1
GCM_flush_urgent_np_disp
7
0x1
ioc_bw_opt_en
Field Name
43451 780G Register Reference Guide (Pub) Rev 1.01
2-376
Description
Optimizes IOC byte write by detecting Consecutive DW
mask and translate the request to DW write
0=Disable
1=Enable
Holds off upstream SMC STPCLK for FID message until
DISP_ALLOW_LDTSTOP is asserted. During this time,
only DISP can issue request.
0=Disable
1=Enable
Holds off upstream SMC FID message until
DISP_ALLOW_LDTSTOP is asserted. Note: This bit should
always be set to 0.
0=Disable
1=Enable
Blocks off GFX client for only 128 cycles when holding SMC
STPCLK for FID message
0=Disable
1=Enable
Selects between GCM/IGP arbitration mode
0=GCM Mode (default)
1=IGP Mode
Selects between IGP AFC/ALL arbitration mode
0=IGP_AFC Mode
1=IGP_ALL Mode
Enables Early Posted Buffer check in IGP_ALL mode
0=Disable
1=Enable
Flushes all Non-Posted DISP request first when received
DISP urgent signal. Note: This bit should always be set to 1.
0=Disable
1=Enable
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
Disp_Rsv_BufCnt
11:8
0x1
12
0x0
spare_14_13
drop_zero_mask_req
14:13
15
0x0
0x0
disp_delay_cnt
23:16
0x10
disp_req_cnt
spare_31_30
29:24
31:30
0x7
0x0
disp_delay_en
HTIU upstream configuration 0
Number of Non-Posted buffer reserved for DISP request
0=Min
7=Max
Default is 1
Blocks off DISP request after N request send for T amount
of cycle to allow other client to process their request
0=Disable
1=Enable
Drops byte write request that have all zero mask
0=Disable
1=Enable
T amount of Cycle that DISP request will wait. Note: Each
unit here represent 16 LCLK
N DISP request send before wait
Bit [30]=Enable Normal UnitID for STPCLK (FID or SB-Th)
message
Bit [31]=GFX Write Request PassPW enable
HTIU_UPSTREAM_CONFIG_1 - RW - 32 bits - HTIUNBIND:0x8
Field Name
ISOC_DISP_urgt_pri
ISOC_DISP_tout_pri
ISOC_DISP_norm_pri
ISOC_PCIE_norm_pri
Force_All_P_Isoc
Force_All_NP_Isoc
CFG_CIP_ILA_pri
CFG_CIP_CLMC_pri
HTIU upstream configuration 1
Bits
1:0
3:2
5:4
7:6
8
9
10
11
Default
0x0
0x1
0x2
0x3
0x0
0x0
0x0
0x1
Description
HTIU_UPSTREAM_CONFIG_2 - RW - 32 bits - HTIUNBIND:0x9
Field Name
NP_Eff_Wrr_1_pri
NP_Eff_Wrr_2_pri
SPARE_5_4
HTIU upstream configuration 2
Bits
1:0
3:2
5:4
Default
0x0
0x1
0x0
Description
HTIU_UPSTREAM_CONFIG_3 - RW - 32 bits - HTIUNBIND:0xA
Field Name
SPARE_15_0
NP_Eff_Wrr_1_len_a
NP_Eff_Wrr_1_len_b
HTIU upstream configuration 3
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
23:16
31:24
Default
0x0
0x8
0x8
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-377
HTIU Northbridge Indirect Registers
HTIU_UPSTREAM_CONFIG_4 - RW - 32 bits - HTIUNBIND:0xB
Field Name
SPARE_15_0
NP_Eff_Wrr_2_len_a
NP_Eff_Wrr_2_len_b
HTIU upstream configuration 4
Bits
15:0
23:16
31:24
Default
0x0
0x8
0x8
Description
HTIU_UPSTREAM_CONFIG_5 - RW - 32 bits - HTIUNBIND:0xC
Field Name
P_Eff_Wrr_1_pri
P_Eff_Wrr_2_pri
P_CIP_pri
SPARE_7_6
P_Eff_Wrr_1_len_a
P_Eff_Wrr_2_len_a
HTIU upstream configuration 5
Bits
1:0
3:2
5:4
7:6
15:8
23:16
Default
0x0
0x1
0x2
0x0
0x8
0x8
Description
HTIU_UPSTREAM_CONFIG_6 - RW - 32 bits - HTIUNBIND:0xD
Field Name
SPARE_15_0
P_Eff_Wrr_1_len_b
P_Eff_Wrr_1_len_c
HTIU upstream configuration 6
Bits
15:0
23:16
31:24
Default
0x0
0x8
0x8
Description
HTIU_UPSTREAM_CONFIG_7 - RW - 32 bits - HTIUNBIND:0xE
Field Name
SPARE_15_0
P_Eff_Wrr_2_len_b
P_Eff_Wrr_2_len_c
HTIU upstream configuration 7
Bits
15:0
23:16
31:24
Default
0x0
0x8
0x8
Description
HTIU_UPSTREAM_CONFIG_8 - RW - 32 bits - HTIUNBIND:0xF
Field Name
GCM_Eff_Wrr_1_pri
GCM_ISOC_urgt_pri
GCM_RSP_pri
SPARE_6
GCM_Eff_Reserved
GCM_Eff_Wrr_1_len_c
UrgtDispHaultTraffic
HTIU upstream configuration 8
Bits
1:0
3:2
5:4
6
7
15:8
16
Default
0x2
0x0
0x1
0x0
0x0
0x8
0x1
43451 780G Register Reference Guide (Pub) Rev 1.01
2-378
Description
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
HTIU_UPSTREAM_CONFIG_9 - RW - 32 bits - HTIUNBIND:0x10
Field Name
GCM_Eff_Wrr_len_ab
SPARE_15_8
GCM_Eff_Wrr_1_len_a
GCM_Eff_Wrr_1_len_b
HTIU upstream configuration 9
Bits
7:0
15:8
23:16
31:24
Default
0x8
0x0
0x8
0x8
Description
HTIU_UPSTREAM_CONFIG_10 - RW - 32 bits - HTIUNBIND:0x11
Field Name
GFX_RC_PressingIsUrgent
GFX_WC_PressingIsUrgent
UMA_Rsv_En
UMA_Rsv_BufCnt
McWrAckFifoSz
GfxMaxRdBufLevel
DspMaxRdBufLevel
Bits
0
1
2
9:4
15:12
22:16
30:24
Default
0x0
0x0
0x0
0x7
0xf
0x3f
0x3f
Description
HTIU_UPSTREAM_CONFIG_11 - RW - 32 bits - HTIUNBIND:0x12
Field Name
ForcePostedToIsoc
Bits
31:0
Default
0x0
Description
HTIU_UPSTREAM_CONFIG_12 - RW - 32 bits - HTIUNBIND:0x13
Field Name
ForceNonPostedToIsoc
Bits
31:0
Default
0x0
Description
HTIU_UPSTREAM_CONFIG_13 - RW - 32 bits - HTIUNBIND:0x77
Field Name
ForceNonZeroSeqID
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-379
HTIU Northbridge Indirect Registers
HTIU_UPSTREAM_CONFIG_19 - RW - 32 bits - HTIUNBIND:0x14
Field Name
IGP_ALLAFC_pri
Bits
0
Default
0x1
IGP_RSP_pri
1
0x0
ioc_timeout_en
4
0x1
gfx_timeout_en
5
0x1
ioc_timeout_cnt
11:8
0x7
gfx_timeout_cnt
15:12
0x7
ioc_non_zero_SeqID
16
0x0
gfx_non_zero_SeqID
17
0x0
ioc_only_mode_en
20
0x0
P_Rsv_BufCnt
21
0x1
HTIU upstream configuration 19
43451 780G Register Reference Guide (Pub) Rev 1.01
2-380
Description
Priority for AFC or ALL (request) in IGP mode
0=Highest
1=Lowest
Priority for Response in IGP mode
0=Highest
1=Lowest
Internal IOC request timeout
0=Disable
1=Enable
Internal GFX request timeout
0=Disable
1=Enable
Internal IOC timeout counter value (each unit here
represent 16 LCLK cycles)
Internal IOC timeout counter value (each unit here
represent 16 LCLK cycles)
Change IOC SeqID to match UnitID
0=Disable
1=Enable
Changes GFX SeqID to match UnitID
0=Disable
1=Enable
Bypass buffer stage in GCM arb mode to improve latency.
Note: This feature is only available when in external GFX
mode
0=Disable
1=Enable
Reserve Posted buffer for IGP ALL mode to improve
performance
0=Reserve None
1=Reserve One
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
Link_State_Control_0 - RW - 32 bits - HTIUNBIND:0x15
Bits
19:0
Default
0xfffff
HT1Bypass
20
0x0
ExtendedSMCEn
21
0x0
StrictTM4Detection
22
0x0
GSMAllMode
23
0x0
LS2HotMode
24
0x0
HT3HiZMode
25
0x0
LS3TermDis
26
0x0
LS2DLLPwrDn
27
0x0
TimeMarginMode
28
0x0
MinDisconTmr
29
0x0
RxVBControl
30
0x0
TxVBControl
31
0x0
HT2InitTmr
Field Name
© 2009 Advanced Micro Devices, Inc.
Description
Timeout time for HT1 initialization sequence in HT2 mode.
This counter counts in LCLK cycles. This register is cleared
on POWERGOOD and not RESET
Reserved. This register controls no hardware. This register
is cleared on POWERGOOD and not RESET
Enables upstream decoding of 12-bit system management
messages. This register is cleared on POWERGOOD and
not RESET
Ensures that all active lanes see Training Marker 4 at the
same time during HT3 initialization. A failure of this check
results in an immediate retry. This register is cleared on
POWERGOOD and not RESET
GSM All Mode. This register is cleared on POWERGOOD
and not RESET
1=In lta stage, identifies all requests as GSM requests
0=In lta stage, only indicates GSM requests as GSM
requests
HT LS2 Hot Mode. This register is cleared on
POWERGOOD and not RESET
1=Use HT transmit clock to keep receiver DLLs running
during LS2
0=DLLs are placed into either reset or powerdown state
during LS2
HT LS3 Transmitter HiZ Mode. This register is cleared on
POWERGOOD and not RESET
1=HT transmitter goes into the HiZ state during LS3
0=HT transmitter goes into the TxGndTrm state during
LS3
HT LS3 Receiver Termination Disable
1=HT receiver termination is disabled during LS3
0=HT receiver termination is enabled during LS3
HT LS2 DLL Power Down Mode
1=HT receiver DLLs are powered down during LS2
0=HT receiver DLLs are not powered down during LS2.
HT Receiver Time Margining Mode
1=Enable time margining only during operational, bist and
loopback modes
0=Enable time margining whenever clock recovery is
active including training 1,2,3 states
HT Minimum Disconnection Time Timer
1=Force link state controller to stay in the disconnected
state for at least 100ns. This applies to both HT1 and
HT3 modes
0=No minimum time to stay in the disconnected state
Receiver VBias Control
1=HT receiver VBias is disabled whenever receiver
termination is disabled
0=HT receiver VBias is always enabled
Transmitter VBias Control
1=HT transmitter VBias is disabled whenever all lanes are
in HiZ
0=HT transmitter VBias is always enabled
43451 780G Register Reference Guide (Pub) Rev 1.01
2-381
HTIU Northbridge Indirect Registers
Link_State_Control_1 - RW - 32 bits - HTIUNBIND:0x16
Field Name
HT1ReconCnt
spare_15_10
HT1ReconCntRxEn
Bits
9:0
Default
0x190
15:10
25:16
0x0
0xc8
Description
HT1 reconnection timer. This timer determines the delay
before HT1 initialization used to enable the transmitter and
allow it to stabilize. It counts on LCLK
HT1 receiver reconnection timer. This timer determines
when during HT1ReconCnt, the receiver is enabled before
HT1 initialization. It counts on LCLK
All bits in this register are reset on POWERGOOD and not RESET
Link_State_Control_2 - RW - 32 bits - HTIUNBIND:0x17
Field Name
HT1AltCTLInit
InfiniteShortRetry
InfiniteLongRetry
ForceHT2AtHT3Freq
Bits
0
1
2
3
Default
0x0
0x0
0x0
0x0
TmrDlyToTR1
11:4
0xf
15
0x0
26:16
0x0
TmrExitDisc1usOverride
TmrExitDisc1us
Description
Reserved. This register controls no hardware
Enables an infinite number of HT3 short retry attempts.
Enables an infinite number of HT3 long retry attempts.
Enables Hypertransport 2 behaviour even at Hypertransport
3 frequencies
This timer control the number of LCLK the link state
controller is delayed before entering the Training 1 state.
Allows the timer used to exit the HT3 disconnected state to
be overridden.
This register controls the override value for the time used in
exiting the HT3 disconnected state. It counts in LCLKs
DisableResetTmr1
27
0x1
WholeFBCompressEn
28
0x0
AltVidEn
29
0x0
GSMinC3Only
30
0x0
All bits in this register are reset on POWERGOOD and not RESET
Link_State_Control_3 - RW - 32 bits - HTIUNBIND:0x18
Tmr200ns
Field Name
Bits
7:0
Default
0x0
Tmr0_200us
27:8
0x0
30
0x0
Tmr200nsOverride
Tmr0_200usOverride
31
0x0
All bits in this register are reset on POWERGOOD and not RESET
Description
Controls the override value for the 200ns timers. It counts in
LCLKs.
Controls the override value for the 200us timer used by
Tmr0. It counts in LCLKs.
Allows the 200ns timers used by the ht link state controller
to be overridden.
Allows the 200us timer used for Tmr0 to be overridden.
Link_State_Control_4 - RW - 32 bits - HTIUNBIND:0x19
Field Name
Bits
Default
Description
Tmr1
19:0
0x0
Controls the override value for Tmr1. It counts in LCLKs.
Tmr1Override
31
0x0
Allows Tmr1 to be overridden.
All bits in this register are reset on POWERGOOD and not RESET
43451 780G Register Reference Guide (Pub) Rev 1.01
2-382
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
Link_State_Control_5 - RW - 32 bits - HTIUNBIND:0x1A
Field Name
Bits
Default
Description
Tmr2
19:0
0x0
Controls the override value for Tmr2. It counts in LCLKs.
Tmr2Override
31
0x0
Allows Tmr2 to be overridden.
All bits in this register are reset on POWERGOOD and not RESET
Link_State_Control_6 - RW - 32 bits - HTIUNBIND:0x1B
Field Name
Bits
Default
Description
Tmr3
19:0
0x0
Controls the override value for Tmr3. It counts in LCLKs.
Tmr3Override
31
0x0
Allows Tmr3 to be overridden.
All bits in this register are reset on POWERGOOD and not RESET
Link_State_Control_7 - RW - 32 bits - HTIUNBIND:0x1C
Field Name
IdleTmrLimit
IdleTmrEnable
GSMConditionEnable
© 2009 Advanced Micro Devices, Inc.
Bits
15:0
Default
0x0
16
0x0
31:17
0x0
Description
Controls the initial value of the Idle Timer. It counts in
increments of 100ns. This register is cleared on
POWERGOOD and not RESET.
Enables the HT3 Idle Timer. If the Idle Timer is expires
during the disconnected state, then a full 200us period is
used for training 0. This register is cleared on
POWERGOOD and not RESET.
Enables pipeline conditions to detect GSM requests
Bit [0]=HT link initialization
Bit [1]=ioc_slave P request
Bit [2]=ioc_slave NP request
Bit [3]=pcie_slave NP request
Bit [4]=arb_p request
Bit [5]=arb_np request
Bit [6]=arb_np isoc request
Bit [7]=txl request
Bit [8]=lta request
Bit [9]=lretry request
Bit [10]=txcrc request
Bit [11]=htioc_tagxlt tags outstanding
43451 780G Register Reference Guide (Pub) Rev 1.01
2-383
HTIU Northbridge Indirect Registers
Receiver_Control_0 - RW - 32 bits - HTIUNBIND:0x1D
Bits
0
Default
0x0
StrictT2ToT3
1
0x1
DataRateMatchDis
2
0x0
HT3ModeAllowAnyInsertion
3
0x0
DisableSyncFloodDetect
4
0x0
SaferSyncFlood
5
0x0
HT3HardDisconnect
6
0x0
RxScramblerDisable
7
0x0
CRCErrorStorageEn
8
0x0
CRCErrorStorageMode
9
0x0
CRCErrorStorageClear
10
0x0
CrcErrorStorageValid (R)
11
0x0
T1PhaseLock
Field Name
43451 780G Register Reference Guide (Pub) Rev 1.01
2-384
Description
Receiver Training 1 Phase Lock. This register is cleared on
POWERGOOD and not RESET
1=HT receiver obtains symbol lock in during Training 1
state
0=HT receiver obtains symbol lock in during Training 2
state
Reciever Strict Training 2 to Training 3 Mode. This register
is cleared on POWERGOOD and not RESET
1=HT receiver only transitions from training 2 to training 3
states on a training sequence boundary
0=HT receiver can transition from training 2 to training 3 in
the middle of a training sequence
Data-rate Matching Disable. This register is cleared on
POWERGOOD and not RESET
1=Disable data-rate matching capabilities in the HT
receiver
0=Enable data-rate matching capabilities in the HT
receiver
HT3 Receiver Inserted Command Mode. This register is
cleared on POWERGOOD and not RESET
1=HT receiver can handle only NOP inserted commands
in HT3 mode
0=HT receiver can handle non-NOP non-data inserted
commands in HT3 mode.
Sync Flood Detection Disable. This register is for
debugging pruposes. This register is cleared on
POWERGOOD and not RESET
1=HT receiver can detect the sync flood pattern and
propagate that state to the transmitter
0=HT receiver cannot detect the sync flood state.
Reserved. This register controls no hardware. This register
is cleared on POWERGOOD and not RESET
HT3 Receiver Hard Disconnect Mode. This register is
cleared on POWERGOOD and not RESET
1=HT receiver shuts off immediately after receiving
disconnect NOP
0=HT receiver stays on after receiving disconnect NOP to
look for additional disconnect NOPs
Receiver Scrambler Disable. This register is cleared on
POWERGOOD and not RESET
1=HT receiver scrambler is turned off
0=HT receiver scrambler is controlled by the standard
scrambler enable bit.
Enables CRC Error Storage
1=Enable CRC Error Storage. 1 incorrect CRC is stored
for debugging purposes
0=Disable CRC Error Storage.
CRC Error Storage Mode
1=Capture last CRC Error
0=Capture first CRC Error
CRC Error Storage Clear
1=Clear CRC Error Storage register
0=CRC Error Storage register is writable by hardware
CRC Error Storage Valid
1=CRC Error Storage contains valid data.
0=CRC Error Storage does not contains valid data.
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
SEMDecode
12
0x0
ExtendedSMDecode
13
0x0
ForceBCToSB
14
0x0
31:16
0xffff
PMask
SEM Decode
1=Enable explicit decoding of SEM packets.
0=Use default decoding for SEM packets.
Extended System Management Decode
1=Enable decoding of 12-bit system management
packets from the host
0=Only decode 8-bit system management packets from
the host.
Forces Broadcast Packets to Southbridge
1=All broadcast packets are forced to go to southbridge.
0=Broadcast packet addresses are decoded by IOC.
Posted FCB Masking. This register is reset on
POWERGOOD and requires a warm reset to take effect. All
bits that are set to 1 mask off a posted flow-control buffer.
This register is used to test reduced hardware
configurations.
Receiver_Control_1 - RW - 32 bits - HTIUNBIND:0x1E
Field Name
ProtocolDecodeCheckEn
Bits
31:0
Default
0x0
Description
Receiver_Control_2 - R - 32 bits - HTIUNBIND:0x1F
Field Name
CRCErrorStorageExpected
Bits
31:0
Default
0x0
Description
Receiver_Control_3 - R - 32 bits - HTIUNBIND:0x20
Field Name
CRCErrorStorageReceived
Bits
31:0
Default
0x0
Description
HT_BIST_Extended_Control_0 - RW - 32 bits - HTIUNBIND:0x21
Field Name
ErrCountLaneSel
prbs_enable
HT1_BIST_MODE
Bits
4:0
5
6
Default
0x0
0x0
0x0
Description
HT_BIST_Extended_Control_1 - R - 32 bits - HTIUNBIND:0x22
ErrCountLane
Field Name
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-385
HTIU Northbridge Indirect Registers
Transmiter_Control_0 - RW - 32 bits - HTIUNBIND:0x23
Field Name
TxPipeOkToRd
Bits
3:0
Default
0x7
TxScrambleDisable
4
0x0
ZeroReqCrc
5
0x0
TxTmrOverride
6
0x0
7
15:8
0x0
0x0
CheckInvalidSMC
16
0x0
NopAccumEn
17
0x0
CrcWrapDisable
AckDetCnt
18
22:19
0x0
0x0
InsertAckNopEn
23
0x0
HalfRetryBuf
24
0x0
WaitForRetryAck
25
0x0
TxResetHT1Dis
TxClkGateEn
TxResetHT3En
26
27
28
0x0
0x0
0x0
Spare (R)
TxTmr
Description
Defines the number of entry seperating the read and write
pointer in the Transmit Fifo. Note: Acceptable value are 1-7.
Do not program to 0. LDTSTOP/Reset is needed to update
the value)
Disables the Transmit Scrambler
0=Force Tx Scrambler to be disable
1=Allow Tx Scrambler to be control by HT3 standard
register
Forces a single per packet crc error on a request (the event
is edge detect)
0=STOP per packet crc error on a request
1=Trigger per packet crc error on a request
Enables Override for 200ns timer. Change the delay to
different value
0=Normal 200ns delay
1=Delay base on TxTmr
Override Value for the 200ns timer.
(LCLK period * TxTmr = New delay)
Detects Invalid SMC and transform it to all zero command
0=Disable checking for invalid SMC, forward all SMC
upstream
1=Enable checking for invalid SMC
Accumulates Buffer release info in Nop
0=Disable Nop Buffer release Accumulation (more single
buffer release)
1=Enable Nop Buffer release to accumulate over period of
4 LCLK before pushing into the Nop fifo
NA. Considered as spare
Wait time before detect changes in RxNextPktToAck and
trigger Nop insertion. Note: InsertAckNopEn nees to be set
for this counter to take effect)
Insert Nop base on perodic detection of RxNextPktToAck
0=Normal mode, detect change of RxNextPktToAck every
cycle
1=Periodic mode, detect change of RxNextPktToAck
base on a counter.
Note: Period is defined by AckDetCnt
Half the size of retry buffer (update on reset only)
0=Use full retry buffer (64 entries)
1=Use half retry buffer (32 entries)
Wait until all the retry request got acknowledged
0=Do not wait for retry request acknowledge, send other
request right after retry buffer is empty
1=Wait for retry request acknowledge, delay sending any
new request
NA. Considered as spare
Transmiter_Control_1 - RW - 32 bits - HTIUNBIND:0x24
Field Name
VC1_UrAddr_upper
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-386
Description
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
Transmiter_Control_2 - RW - 32 bits - HTIUNBIND:0x25
Field Name
Reserved_2_3_0
VC1_UrAddr_lower
Reserved_2_31_8
Bits
3:0
7:4
31:8
Default
0x0
0x0
0x0
Description
NB_HT_CLK_CNTL_RECEIVER_COMP_CNTL - RW - 32 bits - HTIUNBIND:0x0
Field Name
RX_COMPDATA
RX_CTL
Bits
4:0
6:5
Default
0x10
0x0
RESERVED_7
RX_CALCCOMP (R)
RESERVED_14_13
7
12:8
14:13
0x0
0x10
0x0
15
0x0
ICGSMAF
23:16
0x0
REVERVED_25to24 (R)
25:24
0x0
RESERVED_29to26
SULS
29:26
30
0x0
0x0
31
0x0
SUCU
CGEN
Description
Transmitter rising edge compensation circuitry data value
Receiver rising edge PHY control value
00=Apply RX_CALCOMP directly as the compensation
01=Apply RX_COMPDATA directly as the compensatio
10=Apply the sum of RX_CALCOMP and
RX_COMPDATA
11=Apply the diff of RX_CALCOMP and RX_COMPDATA
Calculated compensation value for the receiver
Bit [14]=CfgHTiu_HT_RX_COMPOVR
Bit [13]=CfgHTiu_HT_RX_FCOMPCYC
Speeds up compensation update
0=Link PHY compensation values are allowed to changed
every 1ms
1=Link PHY compensation values are allowed to changed
every 1us
Internal clock gating system management
0=No power reduction
1=IC power is reduced through gatind of internal clocks
Bit [25]=CfgHTiu_HT_TX_UPDATE
Bit [24]=CfgHTiu_HT_RX_UPDATE
Speeds up connection sequence for frequency change
0=PLL lock timer is 100 us
1=PLL lock timer is 1us
Clock gating enable
0=Internal clock gating is disabled
1=Internal clock gating is enabled
HT_CLK_CNTL_RECEIVER_COMP_CNTL
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
2-387
HTIU Northbridge Indirect Registers
NB_HT_TRANS_COMP_CNTL - RW - 32 bits - HTIUNBIND:0x1
Field Name
TXP_COMPDATA
Bits
4:0
Default
0xc
TXP_CTL
6:5
0x0
TXP_CALCCOMP (R)
RESERVED_15_13
12:8
15:13
0xc
0x0
TXN_COMPDATA
TXN_CTL
20:16
22:21
0xc
0x0
TXN_CALCCOMP (R)
28:24
0xc
RESERVED_31to29
31:29
0x0
HT transmitter comp control
Description
Calculates the compensation value for the transmitter falling
edge
Transmitter falling edge PHY control value
00=Apply TXP_CALCCOMP directly
01=Apply TXP_COMPDATA directly
10=Apply the sum of TXP_CALCCOMP and
TXP_COMPDATA
11=Apply the diff of TXP_CALCCOMP and
TXP_COMPDATA
Transmitter falling edge compensation circuitry data value
Bit [15]=CfgHTiu_HT_EMP_EN_TST
Bit [14]=CfgHTiu_HT_TX_COMPOVR
Bit [13]=CfgHTiu_HT_TX_FCOMPCYC
Transmitter falling edge compensation circuitry data value
Transmitter falling edge PHY control value
00=Apply TXN_CALCCOMP directly
01=Apply TXN_COMPDATA directly
10=Apply the sum of TXN_CALCCOMP and
TXN_COMPDATA
11=Apply the diff of TXN_CALCCOMP and
TXN_COMPDATA
Calculates the compensation value for the transmitter falling
edge
Bits [31:30]=CfgHTiu_HT_TST
Bit [29]=CfgHTiu_HT_EMP_EN
NB_LOWER_TOP_OF_DRAM2 - RW - 32 bits - HTIUNBIND:0x30
Field Name
ENABLE
LOWER_TOM2
Top of lower Extended RAM
Bits
0
31:23
Default
0x0
0x0
Description
NB_UPPER_TOP_OF_DRAM2 - RW - 32 bits - HTIUNBIND:0x31
Field Name
UPPER_TOM2
Top of upper Extended RAM
Bits
7:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-388
Description
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
NB_HTIU_CFG - RW - 32 bits - HTIUNBIND:0x32
Field Name
spare_27_0
NB_BAR3_PCIEXP_ENABLE
Bits
27:0
28
Default
0x0
0x0
spare_30_29
HT_CTL1_FREEZE
30:29
31
0x0
0x1
Description
Enables PCI-E memory mapped register
0=Disable
1=Enable
Keeps CTL[1] bit always high
0=Disable
1=Enable
HT3PHY_CNTL_1 - RW - 32 bits - HTIUNBIND:0x26
Field Name
RX_DATA_DEL_0
RX_DATA_DEL_1
RX_DATA_DEL_2
RX_DATA_DEL_3
RX_DATA_DEL_4
RX_DATA_DEL_5
RX_DATA_DEL_6
RX_DATA_DEL_7
RX_DATA_DEL_8
RX_DATA_DEL_9
RX_DATA_DEL_10
RX_DATA_DEL_11
RX_DATA_DEL_12
RX_DATA_DEL_13
RX_DATA_DEL_14
RX_DATA_DEL_15
Bits
1:0
3:2
5:4
7:6
9:8
11:10
13:12
15:14
17:16
19:18
21:20
23:22
25:24
27:26
29:28
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
HT1 receiver low data 0 delay setting
HT1 receiver low data 1 delay setting
HT1 receiver low data 2 delay setting
HT1 receiver low data 3 delay setting
HT1 receiver low data 4 delay setting
HT1 receiver low data 5 delay setting
HT1 receiver low data 6 delay setting
HT1 receiver low data 7 delay setting
HT1 receiver low control delay setting
HT1 receiver high data 0 delay setting
HT1 receiver high data 1 delay setting
HT1 receiver high data 2 delay setting
HT1 receiver high data 3 delay setting
HT1 receiver high data 4 delay setting
HT1 receiver high data 5 delay setting
HT1 receiver high data 6 delay setting
HT3PHY_CNTL_2 - RW - 32 bits - HTIUNBIND:0x27
Field Name
RX_DATA_DEL_16
RX_DATA_DEL_17
RX_CLK_DEL_0
RX_CLK_DEL_1
RX_CLK_DEL_2
RX_CLK_DEL_3
RX_CLK_DEL_4
RX_CLK_DEL_5
RX_CLK_DEL_6
RX_CLK_DEL_7
RX_CLK_DEL_8
RX_CLK_DEL_9
RX_CLK_DEL_10
RX_CLK_DEL_11
RX_CLK_DEL_12
RX_CLK_DEL_13
© 2009 Advanced Micro Devices, Inc.
Bits
1:0
3:2
5:4
7:6
9:8
11:10
13:12
15:14
17:16
19:18
21:20
23:22
25:24
27:26
29:28
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
HT1 receiver high data 7 delay setting
HT1 receiver high control delay setting
HT1 receiver low clock 0 delay setting
HT1 receiver low clock 1 delay setting
HT1 receiver low clock 2 delay setting
HT1 receiver low clock 3 delay setting
HT1 receiver low clock 4 delay setting
HT1 receiver low clock 5 delay setting
HT1 receiver low clock 6 delay setting
HT1 receiver low clock 7 delay setting
HT1 receiver low clock 8 delay setting
HT1 receiver high clock 0 delay setting
HT1 receiver high clock 1 delay setting
HT1 receiver high clock 2 delay setting
HT1 receiver high clock 3 delay setting
HT1 receiver high clock 4 delay setting
43451 780G Register Reference Guide (Pub) Rev 1.01
2-389
HTIU Northbridge Indirect Registers
HT3PHY_CNTL_3 - RW - 32 bits - HTIUNBIND:0x28
Field Name
RX_CLK_DEL_14
RX_CLK_DEL_15
RX_CLK_DEL_16
RX_CLK_DEL_17
OFFSET_C_EN
Bits
1:0
3:2
5:4
7:6
8
Default
0x0
0x0
0x0
0x0
0x0
RX_CROUT_SEL
9
0x1
RX_CRFR_ON
10
0x0
RX_CRFR_BPASS
11
0x0
RX_CRCTRL_BPASS
12
0x0
RX_CRFR
18:13
0x0
RX_CRFRSIZE
RX_CRPHSIZE
RX_CRCTRL
20:19
22:21
29:23
0x1
0x1
0x0
RX_CR_ENABLE
30
0x1
RX_CR_ENABLE_CNTL
31
0x0
Description
HT1 receiver high clock 5 delay setting
HT1 receiver high clock 6 delay setting
HT1 receiver high clock 7 delay setting
HT1 receiver high clock 8 delay setting
Enables Rx receiver offset cancelation
1=Enable
0=Disable (default)
CR observability setting for RX_CROUT[6:0]
0=7-bit clock recovery frequency estimator output
1=7-bit clock recovery phase counter output
0=Clock recovery frequency loop disabled
1=Clock recovery frequency loop enabled
Bypasses the clock recovery Freq Estimator output with
RX_CRFR[5:0].
Bypasses the clock recovery Phase Counter output with
RX_CRCTRL[6:0]
Bypass value for the clock recovery Freq Estimator output.
Selected by asserting RX_CRFR_BPASS.
Clock recovery Freq Filter size.
Clock recovery Phase Filter size
Bypass value for the clock recovery Phase Counter output.
Selected by asserting RX_CRCTRL_BPASS
Clock recovery (Rx_cdr) enable
0=Clock recovery parameter locked
1=Clock recovery parameter allowed to be updated
according to the Rx input.
External CR_ENABLE control
0=Core control
1=Register control
HT3PHY_CNTL_4 - RW - 32 bits - HTIUNBIND:0x29
Field Name
RX_DLL_bypass
Bits
0
Default
0x0
RX_DLL_reset
2:1
0x3
RX_DLL_PWRDN
4:3
0x3
RX_DLL_CLKSEL
22:5
0x0
RX_PDNB
24:23
0x3
25
0x0
26
31:27
0x0
0x3
RX_DLL_CNTL_EN
TSTCTRL_3
PAD_UPDATE_RATE
43451 780G Register Reference Guide (Pub) Rev 1.01
2-390
Description
DLL bypass for test mode
0=Normal Operation
1=Bypass DLL
Reset DLL
0=Normal operation
1=Reset
DLL power down
0=Normal operation
1=Power down
DLL clock inputs selection
0=clk_ina
1=clk_inb
Receiver power down (active low)
0=Power down
1=Normal operation
External DLL control
0=Core control
1=Register control
Test control for DLL, bit [3]
Calibration pad update interval
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
HT3PHY_CNTL_5 - RW - 32 bits - HTIUNBIND:0x2A
Field Name
CORE_TX_DRV_STR
TX_CLKL_PDWN
Bits
1:0
2
Default
0x0
0x0
TX_CLKH_PDWN
3
0x0
TX_CLKL_TXGNDTRM_EN
4
0x0
TX_CLKH_TXGNDTRM_EN
5
0x0
CORE_TX_POWERDOWN_EN
23:6
0x0
TSTCTRL_2_0
PAD_SAMPLE_DELAY
26:24
31:27
0x7
0x2
Description
Drive strength
Power down the low clock buffers
0=Disable
1=Enable
Power down the high clock buffers
0=Disable
1=Enable
Special HT3 power mode
0=Disable
1=Enable
Special HT3 power mode
0=Disable
1=Enable
Power down is used to disable a bit
0=Active
1=Power down
Test control for DLL, bits [2:0]
Delay in between samples for calibration
HT3PHY_CNTL_6 - RW - 32 bits - HTIUNBIND:0x2B
Field Name
CORE_TX_TXGNDTRM_EN
Bits
17:0
Default
0x0
PAD_INC_THRESHOLD
PAD_DEC_THRESHOLD
TX_BIAS_3_0
22:18
27:23
31:28
0x8
0x6
0x0
Description
Disables termination and pull down on both sides of the
driver
0=Active
1=Disable
Upper limit for calibration threshold
Lower limit for calibration threshold
BIAS control for transmitter. Enables the bias circuits in
every bit as follows:
TX_BIAS_3=Bits [3, 7, 11, 15]
TX_BIAS_2=Bits [1, 5, 9, 13]
TX_BIAS_1=Bits [0, 4, 8, 12]
TX_BIAS_0=Bits CLKH, CLKL, CTLH, CTLL Bias circuits
for bits 2, 6, 10, 14 are always enabled.
HT3PHY_CNTL_7 - RW - 32 bits - HTIUNBIND:0x2C
Field Name
CDRAutoFreezeOn
CDRAutoFreezeOff
CRDAutoFreezeEn
© 2009 Advanced Micro Devices, Inc.
Bits
4:0
12:8
16
Default
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-391
HTIU Northbridge Indirect Registers
Receiver_Control_4 - RW - 32 bits - HTIUNBIND:0x33
PStateMask
Field Name
Bits
15:0
Default
0x0
Description
NB_HT_CLMC_I - RW - 32 bits - HTIUNBIND:0x34
Field Name
ACDCSel
RegLMM
RegLWup
RegLWdn
RegFreqAC
RegFreqDC
LMMSel
LWSel
FreqSel
MaxUpLW
MaxDnLW
McuLMM_TimerSel
Bits
0
4:1
7:5
10:8
14:11
18:15
20:19
22:21
24:23
27:25
30:28
31
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x1
0x1
0x0
0x1
0x1
0x0
Description
Selects AC/DC link frequency setting
Sets LMM; default is LMM0
Sets upstream LW; default is 8-bit
Sets downstream LW; default is 8-bit
Sets AC link frequency; default is 200MHz
Sets DC link frequency; default is 200MHz
Selects LMM; default is LMM0
Selects Up/Down LW; default is CfgLW
Selects link frequency; default is CfgFreq
Max allowable Up LW; default is 16-bit
Max allowable Down LW; default is 16-bit
Uses MCU LMM timers instead
NB_HT_CLMC_II - RW - 32 bits - HTIUNBIND:0x35
Field Name
MinUpLW
MinDnLW
ForceAssert
LdtStopBypassMode
LookAtInactiveRX
LookAtFBC
ForceAllowLdtStop
ForceCILRAfterCDLR
BWEstmMode
LWStutterEn
UpLWStutterEn
DnLWStutterEn
LegacyStutterEn
HtTwoBitEn
HtFourBitEn
UseProgMaxLW
BypassVblankWait
SPARE_II
Bits
2:0
5:3
6
8:7
9
10
11
12
14:13
15
16
17
18
19
20
21
22
31:23
Default
0x0
0x0
0x1
0x0
0x0
0x1
0x0
0x0
0x0
0x0
0x1
0x1
0x1
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-392
Description
Min allowable Up LW; default is 2-bit
Min allowable Down LW; default is 2-bit
Forces extra LDTSTOP assertion
Chooses conditions for full/bypass paths
Includes inactive RX lanes in CILR
Includes FBC status
Forces AllowLdtStop high
Forces CILR after CDLR
Estimation mode; default is display only or stutter mode
Enables stutter mode path for next LW
Enables upstream stutter mode LW
Enables downstream stutter mode LW
Enables legacy stutter mode to do disconnect
Consider 2-bit LW in BW estimation
Consider 4-bit LW in BW estimation
Controls the use of programmable max LW limit
Controls the wait on Vblank during frequency updates
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
NB_HT_ARB_I - RW - 32 bits - HTIUNBIND:0x36
Field Name
HT_ARB_RegSel
Bits
0
Default
0x0
IOCTimeoutThreshold
IOCTimeoutBurst
8:1
12:9
0xf
0x1
TargetReservedIsocCredits
IsocReadBurstSize
20:13
25:21
0x7
0x8
NormalReadBurstSize
SPARE_III
30:26
31
0x8
0x0
Description
Chooses between MCGFX and NBCFG version of
arbitration registers; default is MCGFX
IOC timeout value
Number of IOC requests to send before resetting the IOC
timeout counter
Number of reserved Isoc credits
Target number of Isoc reads before switching to non-Isoc
reads
Burst size for normal reads
NB_HT_ARB_II - RW - 32 bits - HTIUNBIND:0x37
Field Name
AnyReadBurstSize
WriteBurstSize
SPARE_IV
Bits
4:0
9:5
31:10
Default
0x8
0x8
0x0
Burst size for any read
Burst size for writes
Description
LS_History0 - R - 32 bits - HTIUNBIND:0x40
LS_History0
Field Name
Bits
31:0
Default
0x0
Description
Bits [5:0]=Current HT Link State
Bits [11:6]=Previous HT Link State 1
Bits [17:12]=Previous HT Link State 2
Bits [23:18]=Previous HT Link State 3
Bits [29:24]=Previous HT Link State 4
Bits [31:30]=Previous HT Link State 5
LS_History1 - R - 32 bits - HTIUNBIND:0x41
LS_History1
Field Name
© 2009 Advanced Micro Devices, Inc.
Bits
31:0
Default
0x0
Description
Bits [3:0]=Previous HT Link State 5
Bits [9:4]=Previous HT Link State 6
Bits [15:10]=Previous HT Link State 7
Bits [21:16]=Previous HT Link State 8
Bits [27:22]=Previous HT Link State 9
Bits [31:28]=Previous HT Link State 10
43451 780G Register Reference Guide (Pub) Rev 1.01
2-393
HTIU Northbridge Indirect Registers
LS_History2 - R - 32 bits - HTIUNBIND:0x42
LS_History2
Field Name
Bits
31:0
Default
0x0
Description
Bits [1:0]=Previous HT Link State 10
Bits [7:2]=Previous HT Link State 11
Bits [13:8]=Previous HT Link State 12
Bits [19:14]=Previous HT Link State 13
Bits [25:20]=Previous HT Link State 14
Bits [31:26]=Previous HT Link State 15
LS_History3 - R - 32 bits - HTIUNBIND:0x43
Field Name
LS_History3
Bits
31:0
Default
0x0
Description
Bits [5:0]=Previous HT Link State 16
Bits [11:6]=Previous HT Link State 17
Bits [17:12]=Previous HT Link State 18
Bits [23:18]=Previous HT Link State 19
Bits [29:24]=Previous HT Link State 20
Bits [31:30]=Previous HT Link State 21
LS_History4 - R - 32 bits - HTIUNBIND:0x44
Field Name
LS_History4
Bits
31:0
Default
0x0
Description
Bits [3:0]=Previous HT Link State 21
Bits [9:4]=Previous HT Link State 22
Bits [15:10]=Previous HT Link State 23
Bits [21:16]=Previous HT Link State 24
Bits [27:22]=Previous HT Link State 25
Bits [31:28]=Previous HT Link State 26
LS_History5 - R - 32 bits - HTIUNBIND:0x45
Field Name
LS_History5
Bits
31:0
Default
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-394
Description
Bits [1:0]=Previous HT Link State 26
Bits [7:2]=Previous HT Link State 27
Bits [13:8]=Previous HT Link State 28
Bits [19:14]=Previous HT Link State 29
Bits [25:20]=Previous HT Link State 30
Bits [31:26]=Previous HT Link State 31
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
TX_B_P90PLL_IBias - RW - 32 bits - HTIUNBIND:0x46
P90PLL_IBias
LVM_en
Field Name
Bits
9:0
16
Default
0x0
0x0
Description
CLMC_I - RW - 32 bits - HTIUNBIND:0x50
CLMC_En
CpuCores
Field Name
ForcePmHtHV
ForceClmcPmHVReq
ForceInitHaltState
InitCoresInHalt
HaltTimerVal
ClmcRegSetSel
Bits
0
4:1
Default
0x0
0x0
5
6
7
12:8
30:13
31
0x0
0x0
0x0
0x0
0x0
0x0
Description
Global CLMC enable
Number of CPU cores (program 1 less than actual); default
is 1 core
Forces the PM high voltage status signal high
Forces the CLMC high voltage request signal high
Adjusts the CLMC halt counter at boot-up
Number of CPU cores already in halt at boot-up
Time to wait after all CPU cores have halted
Chooses between the MCCFG and HTIUNBCFG version of
the registers. The default is MCCFG.
CLMC_ReadBack - R - 32 bits - HTIUNBIND:0x51
Field Name
RbLMAFResult
RbLWupResult
RbLWdnResult
RbFreqResult
RbNextLMM
RbNextUpLW
RbNextDnLW
RbNextFreq
SPARE
Bits
3:0
6:4
9:7
13:10
17:14
20:18
23:21
27:24
31:28
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
Final LMAF result used to mux out LMM to HTIU
Final upstream link width result for HTIU
Final downstream link width result for HTIU
Final frequency result for HTIU
Next calculated LMAF
Next calculated upstream link width
Next calculated downstream link width
Next calculated frequency
CLMC_CONTROL_I - RW - 32 bits - HTIUNBIND:0x52
Field Name
LRCmdActive
LRCmdInactive
CILRTimerVal
SPARE_31_24
Bits
2:0
5:3
23:6
31:24
Default
0x0
0x0
0x186a0
0x0
Description
CILR active command; bottom three bits
CILR inactive command; bottom three bits
Time to wait before doing next CILR; default is 10ms
CLMC_CONTROL_II - RW - 32 bits - HTIUNBIND:0x53
Field Name
MinLdtStopOnTime
© 2009 Advanced Micro Devices, Inc.
Bits
17:0
Default
0xb
Description
Min LDTSTOP assertion time; default is 1us
43451 780G Register Reference Guide (Pub) Rev 1.01
2-395
HTIU Northbridge Indirect Registers
CLMC_CONTROL_III - RW - 32 bits - HTIUNBIND:0x54
Field Name
MinLdtStopOffTime
Bits
17:0
Default
0x3c
Description
CLMC_LMM_St1 - RW - 32 bits - HTIUNBIND:0x55
TrafficSel1
Field Name
LMMTimerVal1
Bits
2:0
Default
0x7
20:3
0x2710
Description
Determines what traffic to look for while in LMM state 1;
default is to look at all traffic
Timer value for LMM1 state; default is 1ms
CLMC_LMM_St2 - RW - 32 bits - HTIUNBIND:0x56
TrafficSel2
Field Name
LMMTimerVal2
Bits
2:0
Default
0x7
20:3
0x9c40
Description
Determines what traffic to look for while in LMM state 2;
default is to look at all traffic
Timer value for LMM2 state; default is 4ms
CLMC_LMM_St3 - RW - 32 bits - HTIUNBIND:0x57
TrafficSel3
Field Name
Bits
2:0
Default
0x7
LMMTimerVal3
20:3
0x13880
Description
Determines what traffic to look for while in LMM state 3;
default is to look at all traffic
Timer value for LMM3 state; default is 8ms
CLMC_LMM_St4 - RW - 32 bits - HTIUNBIND:0x58
TrafficSel4
Field Name
LMMTimerVal4
Bits
2:0
Default
0x7
20:3
0x2710
Description
Determines what traffic to look for while in LMM state 4;
default is to look at all traffic
Timer value for LMM4 state; default is 1ms
CLMC_LMM_St5 - RW - 32 bits - HTIUNBIND:0x59
TrafficSel5
Field Name
Bits
2:0
Default
0x7
LMMTimerVal5
20:3
0x9c40
43451 780G Register Reference Guide (Pub) Rev 1.01
2-396
Description
Determines what traffic to look for while in LMM state 5;
default is to look at all traffic
Timer value for LMM5 state; default is 4ms
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
CLMC_LMM_St6 - RW - 32 bits - HTIUNBIND:0x5A
TrafficSel6
Field Name
LMMTimerVal6
Bits
2:0
Default
0x7
20:3
0x13380
Description
Determines what traffic to look for while in LMM state 6;
default is to look at all traffic
Timer value for LMM6 state; default is 8ms
CLMC_BWESTM_I - RW - 32 bits - HTIUNBIND:0x5B
Bits
0
Default
0x0
ClientEn
17:1
0x1ffff
SPARE_31_18
31:18
0x0
SetMaxLW
Field Name
Description
Sets the next calculated LW to the max value allowable (if
LW is currently increasing)
Chooses which clients to consider when calculating the
next LW; default is to consider all clients
CLMC_BWESTM_ClientBw1 - RW - 32 bits - HTIUNBIND:0x5C
Field Name
Bits
7:0
15:8
23:16
31:24
BIFbwUp
GFX0bwUp
GFX1bwUp
GPP0bwUp
Default
0x80
0x80
0x80
0x80
Description
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
CLMC_BWESTM_ClientBw2 - RW - 32 bits - HTIUNBIND:0x5D
Field Name
Bits
7:0
15:8
23:16
31:24
GPP1bwUp
GPP2bwUp
GPP3bwUp
SBbwUp
Default
0x80
0x80
0x80
0x80
Description
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
CLMC_BWESTM_ClientBw3 - RW - 32 bits - HTIUNBIND:0x5E
Field Name
GPP4bwUp
GPP5bwUp
GFX2bwUp
GFX3bwUp
© 2009 Advanced Micro Devices, Inc.
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
43451 780G Register Reference Guide (Pub) Rev 1.01
2-397
HTIU Northbridge Indirect Registers
CLMC_BWESTM_ClientBw4 - RW - 32 bits - HTIUNBIND:0x5F
VC1bwUp
IntGFXIbwUp
IntGFXIIbwUp
IntDISPIbwUp
Field Name
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
Client upstream bandwidth requirement
CLMC_BWESTM_ClientBw5 - RW - 32 bits - HTIUNBIND:0x60
Field Name
IntDISPIIbwUp
BIFbwDn
GFX0bwDn
GFX1bwDn
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client upstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
CLMC_BWESTM_ClientBw6 - RW - 32 bits - HTIUNBIND:0x61
GPP0bwDn
GPP1bwDn
GPP2bwDn
GPP3bwDn
Field Name
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
CLMC_BWESTM_ClientBw7 - RW - 32 bits - HTIUNBIND:0x62
SBbwDn
GPP4bwDn
GPP5bwDn
GFX2bwDn
Field Name
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
CLMC_BWESTM_ClientBw8 - RW - 32 bits - HTIUNBIND:0x63
Field Name
GFX3bwDn
VC1bwDn
IntGFXIbwDn
IntGFXIIbwDn
Bits
7:0
15:8
23:16
31:24
Default
0x80
0x80
0x80
0x80
Description
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
Client downstream bandwidth requirement
CLMC_BWESTM_ClientBw9 - RW - 32 bits - HTIUNBIND:0x64
IntDISPIbwDn
IntDISPIIbwDn
Field Name
Bits
7:0
15:8
Default
0x80
0x80
43451 780G Register Reference Guide (Pub) Rev 1.01
2-398
Description
Client downstream bandwidth requirement
Client downstream bandwidth requirement
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
CLMC_BWESTM_BwRange1 - RW - 32 bits - HTIUNBIND:0x65
Field Name
CheckLMM
CheckLW
CheckFreq
UseAltBWTimerRst
BypassMCU
SPARE
LW2high_LW4low
Bits
0
1
2
3
4
12:5
25:13
Default
0x1
0x1
0x1
0x0
0x0
0x0
0x80
Description
Checks for NewLMM when deciding disconnect
Checks for NewLW when deciding disconnect
Checks for NewFreq when deciding disconnect
Uses the alternate method for timer restart
Bypasses MCU for LMM and LW during StpClk
Upper/lower limit for LW2/LW4 assignment
CLMC_BWESTM_BwRange2 - RW - 32 bits - HTIUNBIND:0x66
Field Name
LW4high_LW8low
LW8high_LW16low
Bits
12:0
25:13
Default
0x800
0x1000
Description
Upper/lower limit for LW4/LW8 assignment
Upper/lower limit for LW8/LW16 assignment
CLMC_BWESTM_BwRange3 - RW - 32 bits - HTIUNBIND:0x67
SPARE
Field Name
Bits
12:0
Default
0x0
Description
CLMC_BWESTM_Timer1 - RW - 32 bits - HTIUNBIND:0x68
IdleTimerVal
Field Name
Bits
17:0
Default
0xb
Description
Time to wait before indicating HT link is idle; default is 1us
CLMC_BWESTM_Timer2 - RW - 32 bits - HTIUNBIND:0x69
Field Name
LWIncTimerVal
Bits
17:0
Default
0x5
Description
Time to wait before sending next LW (when LW is currently
increasing); default is 500ns
CLMC_BWESTM_Timer3 - RW - 32 bits - HTIUNBIND:0x6A
Field Name
LWDecTimerVal
© 2009 Advanced Micro Devices, Inc.
Bits
17:0
Default
0xb
Description
Time to wait before sending next LW (when LW is currently
not increasing); default is 1us
43451 780G Register Reference Guide (Pub) Rev 1.01
2-399
HTIU Northbridge Indirect Registers
CLMC_CONTROL_IV - RW - 32 bits - HTIUNBIND:0x6B
Field Name
MinLdtStopOnTimeLMM
Bits
17:0
Default
0xb
Description
Min LDTSTOP assertion time for an LMM change; default is
1us
CLMC_CONTROL_V - RW - 32 bits - HTIUNBIND:0x6C
Field Name
MinLdtStopOnTimeLW
Bits
17:0
Default
0xb
Description
Min LDTSTOP assertion time for an LW change; default is
1us
CLMC_CONTROL_VI - RW - 32 bits - HTIUNBIND:0x6D
Field Name
MinLdtStopOnTimeFreq
Bits
17:0
Default
0xb
Description
Min LDTSTOP assertion time for a Frequency change;
default is 1us
LMM1 - RW - 32 bits - HTIUNBIND:0x70
Field Name
LMM1_T0Time
LMM1_FullT0Time
LMM1_RxInLnSt
LMM1_TxInLnSt
LMM1_RxLSSel
LMM1_TxLSSel
LMM1_Deemph
LMM1_HiZMode
LMM1_TermDis
LMM1_LS2DLLPwrDn
LMM1_RxVBControl
LMM1_TxVBControl
LMM1_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-400
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
LMM2 - RW - 32 bits - HTIUNBIND:0x71
Field Name
LMM2_T0Time
LMM2_FullT0Time
LMM2_RxInLnSt
LMM2_TxInLnSt
LMM2_RxLSSel
LMM2_TxLSSel
LMM2_Deemph
LMM2_HiZMode
LMM2_TermDis
LMM2_LS2DLLPwrDn
LMM2_RxVBControl
LMM2_TxVBControl
LMM2_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
LMM3 - RW - 32 bits - HTIUNBIND:0x72
Field Name
LMM3_T0Time
LMM3_FullT0Time
LMM3_RxInLnSt
LMM3_TxInLnSt
LMM3_RxLSSel
LMM3_TxLSSel
LMM3_Deemph
LMM3_HiZMode
LMM3_TermDis
LMM3_LS2DLLPwrDn
LMM3_RxVBControl
LMM3_TxVBControl
LMM3_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
LMM4 - RW - 32 bits - HTIUNBIND:0x73
Field Name
LMM4_T0Time
LMM4_FullT0Time
LMM4_RxInLnSt
LMM4_TxInLnSt
LMM4_RxLSSel
LMM4_TxLSSel
LMM4_Deemph
LMM4_HiZMode
LMM4_TermDis
LMM4_LS2DLLPwrDn
LMM4_RxVBControl
LMM4_TxVBControl
LMM4_Reserved
© 2009 Advanced Micro Devices, Inc.
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
43451 780G Register Reference Guide (Pub) Rev 1.01
2-401
HTIU Northbridge Indirect Registers
LMM5 - RW - 32 bits - HTIUNBIND:0x74
Field Name
LMM5_T0Time
LMM5_FullT0Time
LMM5_RxInLnSt
LMM5_TxInLnSt
LMM5_RxLSSel
LMM5_TxLSSel
LMM5_Deemph
LMM5_HiZMode
LMM5_TermDis
LMM5_LS2DLLPwrDn
LMM5_RxVBControl
LMM5_TxVBControl
LMM5_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
LMM6 - RW - 32 bits - HTIUNBIND:0x75
Field Name
LMM6_T0Time
LMM6_FullT0Time
LMM6_RxInLnSt
LMM6_TxInLnSt
LMM6_RxLSSel
LMM6_TxLSSel
LMM6_Deemph
LMM6_HiZMode
LMM6_TermDis
LMM6_LS2DLLPwrDn
LMM6_RxVBControl
LMM6_TxVBControl
LMM6_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
LMM7 - RW - 32 bits - HTIUNBIND:0x76
Field Name
LMM7_T0Time
LMM7_FullT0Time
LMM7_RxInLnSt
LMM7_TxInLnSt
LMM7_RxLSSel
LMM7_TxLSSel
LMM7_Deemph
LMM7_HiZMode
LMM7_TermDis
LMM7_LS2DLLPwrDn
LMM7_RxVBControl
LMM7_TxVBControl
LMM7_Reserved
Bits
5:0
11:6
13:12
15:14
17:16
19:18
24:20
25
26
27
28
29
31:30
Default
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-402
Description
T0 training time
Full T0 training time
RX inactive lane state
TX inactive lane state
RX link state select
TX link state select
Deemphasis setting
High impedance mode
Termination disable
DLL power down in LS2
RX vbias control
TX vbias control
Reserved
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
NB_HTIU_SPARE - RW - 32 bits - HTIUNBIND:0x2D
Field Name
NB_HTIU_SPARE_31_0
Bits
31:0
Default
0x7
Description
HT3PHY_CNTL_8 - RW - 32 bits - HTIUNBIND:0x47
Field Name
RX_CRCTRL_1
Bits
6:0
Default
0x0
RSVD1
RX_CRCTRL_2
7
14:8
0x0
0x0
RSVD2
RX_CRCTRL_3
15
22:16
0x0
0x0
RSVD3
RX_CRCTRL_4
23
30:24
0x0
0x0
31
0x0
RSVD4
Description
Bypass value for the clock recovery Phase Counter output,
bit [1]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [2]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [3]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [4]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
HT3PHY_CNTL_9 - RW - 32 bits - HTIUNBIND:0x48
Field Name
RX_CRCTRL_5
Bits
6:0
Default
0x0
RSVD5
RX_CRCTRL_6
7
14:8
0x0
0x0
RSVD6
RX_CRCTRL_7
15
22:16
0x0
0x0
RSVD7
RX_CRCTRL_CTLL
23
30:24
0x0
0x0
31
0x0
RSVD8
© 2009 Advanced Micro Devices, Inc.
Description
Bypass value for the clock recovery Phase Counter output,
bit [5]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [6]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [7]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
low ctl. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
43451 780G Register Reference Guide (Pub) Rev 1.01
2-403
HTIU Northbridge Indirect Registers
HT3PHY_CNTL_10 - RW - 32 bits - HTIUNBIND:0x49
Field Name
RX_CRCTRL_8
Bits
6:0
Default
0x0
RSVD9
RX_CRCTRL_9
7
14:8
0x0
0x0
RSVD10
RX_CRCTRL_10
15
22:16
0x0
0x0
RSVD11
RX_CRCTRL_11
23
30:24
0x0
0x0
31
0x0
RSVD12
Description
Bypass value for the clock recovery Phase Counter output,
bit [8]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [9]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [10]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [11]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
HT3PHY_CNTL_11 - RW - 32 bits - HTIUNBIND:0x4A
Field Name
RX_CRCTRL_12
Bits
6:0
Default
0x0
RSVD13
RX_CRCTRL_13
7
14:8
0x0
0x0
RSVD14
RX_CRCTRL_14
15
22:16
0x0
0x0
23
0x0
30:24
0x0
31
0x0
TX_CLK_RESET_EN_LOW_B
RX_CRCTRL_15
TX_CLK_RESET_EN_HIGH_B
43451 780G Register Reference Guide (Pub) Rev 1.01
2-404
Description
Bypass value for the clock recovery Phase Counter output,
bit [12]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [13]. Selected by asserting RX_CRCTRL_BPASS
Reserved for future use
Bypass value for the clock recovery Phase Counter output,
bit [14]. Selected by asserting RX_CRCTRL_BPASS
Control of reset going to low clock pad
0=Clock pad sees tx_reset
1=Clock pad has the tx_reset blocked
Bypass value for the clock recovery Phase Counter output,
bit [15]. Selected by asserting RX_CRCTRL_BPASS
Control of reset going to high clock pad
0=Clock pad sees tx_reset
1=Clock pad has the tx_reset blocked
© 2009 Advanced Micro Devices, Inc.
HTIU Northbridge Indirect Registers
HT3PHY_CNTL_12 - RW - 32 bits - HTIUNBIND:0x4B
Field Name
RX_CRCTRL_CTLH
Bits
6:0
Default
0x0
CORE_TX_VCO_MODE
7
0x0
CORE_TX_TMDS_MODE
8
0x0
CORE_TX_FREQ_LOCK_EN
9
0x0
CORE_TX_PLL_FREQ_LOCK (R)
10
0x0
31:11
0x0
RSVD17
Description
Bypass value for the clock recovery Phase Counter output.,
high ctl. Selected by asserting RX_CRCTRL_BPASS
This signal controls the VCO range. When it is 0 VCO can
operate between 2.5G - 5.2G
Controls the divider ratio between refclk to HTPLL and
incoherent clock. It needs to be 0 since the inchoerent clock
is not used.
HTPLL frequency lock detect enable
0=Don't force frequency lock detect
1=Force frequency lock detect
HTPLL locked state signal (read only)
0=Unlocked
1=Llocked
Bit [11] for gating phyclk during LS2
0=Not gated
1=Gated
Bits [14:12] for RX_BIAS_SEL control, default = 000. Note:
The rest of the bits reserved
HT3PHY_CNTL_13 - RW - 32 bits - HTIUNBIND:0x4C
Field Name
Bits
17:0
Default
0x0
18
0x0
RX2TX_LOOPBACK_CNTRL
20:19
0x0
RSVD18
31:21
0x0
PRBS_CLEAR
PRBS_EN
Description
Clears the error bit of the PRBS checker inside HTPHY RX
0=Don't clear (for individual lines)
1=Clear (for individual lines)
Controls the PRBS generator inside HTPHY TX
0=Don't enable the PRBS generator
1=Enable the PRBS generator
Enables internal loopback between HTPHY RX and HTPHY
TX. The control maps as follows:
00=No loopback
01=No loopback
10=Rx sampler data
11=DLL output
Bits [1:0]=MgnBw - Counter of the time margining circuit
plateau:
00=16 clocks
01=8 clocks
10=4 clocks
11=2 clocks
Bits [10:2]=Reserved for future use
HT3PHY_CNTL_14 - RW - 32 bits - HTIUNBIND:0x4D
Field Name
PRBS_ERROR (R)
Bits
17:0
Default
0x0
RSVD19
31:18
0x0
© 2009 Advanced Micro Devices, Inc.
Description
Stores the error bit of the PRBS checker inside HTPHY RX
0=No errors occured (for individual lines)
1=Errors happened (for individual lines)
Reserved for future use
43451 780G Register Reference Guide (Pub) Rev 1.01
2-405
Clock Miscellaneous Indirect Registers
2.16
Clock Miscellaneous Indirect Registers
clk_la_shift_reg_stage0 - RW - 32 bits - CLKMISCIND:0x0
Field Name
la_shift_reg_stage0_mask
la_shift_reg_stage0_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage1 - RW - 32 bits - CLKMISCIND:0x1
Field Name
la_shift_reg_stage1_mask
la_shift_reg_stage1_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage2 - RW - 32 bits - CLKMISCIND:0x2
Field Name
la_shift_reg_stage2_mask
la_shift_reg_stage2_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage3 - RW - 32 bits - CLKMISCIND:0x3
Field Name
la_shift_reg_stage3_mask
la_shift_reg_stage3_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage4 - RW - 32 bits - CLKMISCIND:0x4
Field Name
la_shift_reg_stage4_mask
la_shift_reg_stage4_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage5 - RW - 32 bits - CLKMISCIND:0x5
Field Name
la_shift_reg_stage5_mask
la_shift_reg_stage5_trigger
Bits
15:0
31:16
Default
0x0
0x0
43451 780G Register Reference Guide (Pub) Rev 1.01
2-406
Description
© 2009 Advanced Micro Devices, Inc.
Clock Miscellaneous Indirect Registers
clk_la_shift_reg_stage6 - RW - 32 bits - CLKMISCIND:0x6
Field Name
la_shift_reg_stage6_mask
la_shift_reg_stage6_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_shift_reg_stage7 - RW - 32 bits - CLKMISCIND:0x7
Field Name
la_shift_reg_stage7_mask
la_shift_reg_stage7_trigger
Bits
15:0
31:16
Default
0x0
0x0
Description
clk_la_config - RW - 32 bits - CLKMISCIND:0x8
Field Name
la_config_no_cycles_capture
spare_14_15
la_config_byte_sel
la_config_bit_mode_sel
la_config_enable
spare_19_31
Bits
13:0
15:14
16
17
18
31:19
Default
0x0
0x0
0x0
0x0
0x0
0x0
Description
clk_la_status - R - 32 bits - CLKMISCIND:0x9
Field Name
la_status_trigger_address
spare_14_15
la_status_done
la_status_triggered
spare_31_18
© 2009 Advanced Micro Devices, Inc.
Bits
13:0
15:14
16
17
31:18
Default
0x0
0x0
0x0
0x0
0x0
Description
43451 780G Register Reference Guide (Pub) Rev 1.01
2-407
Clock Miscellaneous Indirect Registers
43451 780G Register Reference Guide (Pub) Rev 1.01
2-408
© 2009 Advanced Micro Devices, Inc.
Appendix A
Cross-Referenced Index
A.1
Quick Cross-Referenced Index
“All Registers Sorted By Name” on page A-2
“All Registers Sorted By Address” on page A-34
For users of the PDF version of this document: in the tables below, click on the name of a register to go to the
description of that register found in Chapter 2.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
A-1
A.2
All Registers Sorted By Name
Table 2-1 All Registers Sorted by Name
Name
ADAPTER_ID
ADAPTER_ID_W
APC_ADAPTER_ID_W
APC_AGP_PCI_IOBASE_LIMIT
APC_AGP_PCI_MEMORY_LIMIT
_BASE
APC_AGP_PCI_PREFETCHABLE
_BASE_Upper
APC_AGP_PCI_PREFETCHABLE
_LIMIT_BASE
APC_AGP_PCI_PREFETCHABLE
_LIMIT_Upper
APC_AGP_PCI_STATUS
APC_BASE_CODE
APC_BIST
APC_CACHE_LINE
APC_CAPABILITIES_PTR
APC_COMMAND
APC_DEVICE_ID
APC_HEADER
APC_HT_MSI_CAP
APC_LATENCY
APC_MISC_DEVICE_CTRL
APC_REGPROG_INF
APC_REVISION_ID
APC_SSID
APC_SSID_CAP_ID
APC_STATUS
APC_SUB_BUS_NUMBER_LATE
NCY
APC_SUB_CLASS
APC_VENDOR_ID
ATTR00
ATTR01
ATTR02
ATTR03
ATTR04
ATTR05
ATTR06
ATTR07
ATTR08
ATTR09
ATTR0A
ATTR0B
ATTR0C
ATTR0D
Address
AudioPcie:0x2C
AudioPcie:0x4C
apcconfig:0x4C
apcconfig:0x1C
Secondary Address
GpuF0Pcie:0x2C
GpuF0Pcie:0x4C
Additional Address
GpuF1Pcie:0x2C
GpuF1Pcie:0x4C
Page
2-83
2-83
2-62
2-60
apcconfig:0x20
2-60
apcconfig:0x28
2-61
apcconfig:0x24
2-61
apcconfig:0x2C
2-61
apcconfig:0x1E
apcconfig:0xB
apcconfig:0xF
apcconfig:0xC
apcconfig:0x34
apcconfig:0x4
apcconfig:0x2
apcconfig:0xE
apcconfig:0x44
apcconfig:0xD
apcconfig:0x40
apcconfig:0x9
apcconfig:0x8
apcconfig:0xB4
apcconfig:0xB0
apcconfig:0x6
2-60
2-58
2-59
2-58
2-61
2-56
2-56
2-59
2-62
2-59
2-62
2-58
2-58
2-63
2-63
2-57
apcconfig:0x18
2-59
apcconfig:0xA
apcconfig:0x0
VGAATTRIND:0x0
VGAATTRIND:0x1
VGAATTRIND:0x2
VGAATTRIND:0x3
VGAATTRIND:0x4
VGAATTRIND:0x5
VGAATTRIND:0x6
VGAATTRIND:0x7
VGAATTRIND:0x8
VGAATTRIND:0x9
VGAATTRIND:0xA
VGAATTRIND:0xB
VGAATTRIND:0xC
VGAATTRIND:0xD
2-58
2-56
2-116
2-116
2-117
2-117
2-117
2-117
2-117
2-118
2-118
2-118
2-118
2-118
2-119
2-119
43451 780G Register Reference Guide (Pub) Rev 1.01
A-2
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
ATTR0E
ATTR0F
ATTR10
ATTR11
ATTR12
ATTR13
ATTR14
ATTRDR
ATTRDW
ATTRX
BASE_ADDR_1
BASE_ADDR_2
BASE_ADDR_3
BASE_ADDR_4
BASE_ADDR_5
BASE_ADDR_6
BASE_CLASS
BIST
CACHE_LINE
CAP_PTR
CFG_CT_CLKGATE_HTIU
CG_MISC_INPUT_1
CG_MISC_INPUT_2
CG_MISC_INPUT_3
CLK_CFG_HTPLL_CNTL
clk_la_config
clk_la_shift_reg_stage0
clk_la_shift_reg_stage1
clk_la_shift_reg_stage2
clk_la_shift_reg_stage3
clk_la_shift_reg_stage4
clk_la_shift_reg_stage5
clk_la_shift_reg_stage6
clk_la_shift_reg_stage7
clk_la_status
CLK_MISC_DATA
CLK_MISC_INDEX
clk_top_pwm1_ctrl
clk_top_pwm2_ctrl
clk_top_pwm3_ctrl
clk_top_pwm4_ctrl
clk_top_pwm5_ctrl
clk_top_pwm6_ctrl
CLK_TOP_PWM7_CNTL
CLK_TOP_SPARE_A
© 2009 Advanced Micro Devices, Inc.
Address
VGAATTRIND:0xE
VGAATTRIND:0xF
VGAATTRIND:0x10
VGAATTRIND:0x11
VGAATTRIND:0x12
VGAATTRIND:0x13
VGAATTRIND:0x14
GpuF0MMReg:0x3C1
GpuF0MMReg:0x3C0
GpuF0MMReg:0x3C0
AudioPcie:0x10
AudioPcie:0x14
AudioPcie:0x18
AudioPcie:0x1C
AudioPcie:0x20
AudioPcie:0x24
AudioPcie:0xB
AudioPcie:0xF
AudioPcie:0xC
AudioPcie:0x34
clkconfig:0xF8
clkconfig:0x78
clkconfig:0x7C
clkconfig:0x90
clkconfig:0xD4
CLKMISCIND:0x8
CLKMISCIND:0x0
CLKMISCIND:0x1
CLKMISCIND:0x2
CLKMISCIND:0x3
CLKMISCIND:0x4
CLKMISCIND:0x5
CLKMISCIND:0x6
CLKMISCIND:0x7
CLKMISCIND:0x9
clkconfig:0xF4
clkconfig:0xF0
clkconfig:0xB0
clkconfig:0xB4
clkconfig:0xCC
clkconfig:0x4C
clkconfig:0x50
clkconfig:0x54
clkconfig:0x48
clkconfig:0xE0
Secondary Address
VGA_IO:0x3C1
VGA_IO:0x3C0
VGA_IO:0x3C0
GpuF0Pcie:0x10
GpuF0Pcie:0x14
GpuF0Pcie:0x18
GpuF0Pcie:0x1C
GpuF0Pcie:0x20
GpuF0Pcie:0x24
GpuF0Pcie:0xB
GpuF0Pcie:0xF
GpuF0Pcie:0xC
GpuF0Pcie:0x34
Additional Address
GpuF1Pcie:0x10
GpuF1Pcie:0x14
GpuF1Pcie:0x18
GpuF1Pcie:0x1C
GpuF1Pcie:0x20
GpuF1Pcie:0x24
GpuF1Pcie:0xB
GpuF1Pcie:0xF
GpuF1Pcie:0xC
GpuF1Pcie:0x34
Page
2-119
2-119
2-120
2-120
2-120
2-121
2-121
2-116
2-116
2-116
2-81
2-81
2-81
2-81
2-82
2-82
2-80
2-81
2-80
2-82
2-76
2-68
2-68
2-69
2-74
2-407
2-406
2-406
2-406
2-406
2-406
2-406
2-407
2-407
2-407
2-76
2-76
2-75
2-75
2-72
2-73
2-73
2-73
2-73
2-74
43451 780G Register Reference Guide (Pub) Rev 1.01
A-3
Table 2-1 All Registers Sorted by Name (Continued)
Name
CLK_TOP_SPARE_B
CLK_TOP_SPARE_C
CLK_TOP_SPARE_D
clk_top_spare_pll
clk_top_test_ctrl
CLK_TOP_THERMAL_ALERT_IN
TR_EN
CLK_TOP_THERMAL_ALERT_ST
ATUS
CLK_TOP_THERMAL_ALERT_W
AIT_WINDOW
CLKGATE_DISABLE
CLKGATE_DISABLE2
CLMC_BWESTM_BwRange1
CLMC_BWESTM_BwRange2
CLMC_BWESTM_BwRange3
CLMC_BWESTM_ClientBw1
CLMC_BWESTM_ClientBw2
CLMC_BWESTM_ClientBw3
CLMC_BWESTM_ClientBw4
CLMC_BWESTM_ClientBw5
CLMC_BWESTM_ClientBw6
CLMC_BWESTM_ClientBw7
CLMC_BWESTM_ClientBw8
CLMC_BWESTM_ClientBw9
CLMC_BWESTM_I
CLMC_BWESTM_Timer1
CLMC_BWESTM_Timer2
CLMC_BWESTM_Timer3
CLMC_CONTROL_I
CLMC_CONTROL_II
CLMC_CONTROL_III
CLMC_CONTROL_IV
CLMC_CONTROL_V
CLMC_CONTROL_VI
CLMC_I
CLMC_LMM_St1
CLMC_LMM_St2
CLMC_LMM_St3
CLMC_LMM_St4
CLMC_LMM_St5
CLMC_LMM_St6
CLMC_ReadBack
COMMAND
CPLL_CONTROL
CPLL_CONTROL2
CPLL_CONTROL3
Address
clkconfig:0xE4
clkconfig:0xE8
clkconfig:0xEC
clkconfig:0xD0
clkconfig:0xB8
Secondary Address
Additional Address
Page
2-75
2-75
2-75
2-74
2-76
clkconfig:0xC0
2-72
clkconfig:0xC4
2-72
clkconfig:0xC8
2-72
clkconfig:0x94
clkconfig:0x8C
HTIUNBIND:0x65
HTIUNBIND:0x66
HTIUNBIND:0x67
HTIUNBIND:0x5C
HTIUNBIND:0x5D
HTIUNBIND:0x5E
HTIUNBIND:0x5F
HTIUNBIND:0x60
HTIUNBIND:0x61
HTIUNBIND:0x62
HTIUNBIND:0x63
HTIUNBIND:0x64
HTIUNBIND:0x5B
HTIUNBIND:0x68
HTIUNBIND:0x69
HTIUNBIND:0x6A
HTIUNBIND:0x52
HTIUNBIND:0x53
HTIUNBIND:0x54
HTIUNBIND:0x6B
HTIUNBIND:0x6C
HTIUNBIND:0x6D
HTIUNBIND:0x50
HTIUNBIND:0x55
HTIUNBIND:0x56
HTIUNBIND:0x57
HTIUNBIND:0x58
HTIUNBIND:0x59
HTIUNBIND:0x5A
HTIUNBIND:0x51
AudioPcie:0x4
clkconfig:0x44
clkconfig:0x98
clkconfig:0x70
2-70
2-69
2-399
2-399
2-399
2-397
2-397
2-397
2-398
2-398
2-398
2-398
2-398
2-398
2-397
2-399
2-399
2-399
2-395
2-395
2-396
2-400
2-400
2-400
2-395
2-396
2-396
2-396
2-396
2-396
2-397
2-395
2-78
2-65
2-71
2-67
43451 780G Register Reference Guide (Pub) Rev 1.01
A-4
GpuF0Pcie:0x4
GpuF1Pcie:0x4
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
CPU_DRAM_BASE_SYSTEM_AD
DRESS
CPU_DRAM_CNTL_SELECT_HI
CPU_DRAM_CNTL_SELECT_LO
CPU_DRAM_HOLE_ADDRESS
CPU_DRAM_LIMIT_SYSTEM_AD
DRESS
CPU_DRAM0_BANK_ADDR_MA
PPING
CPU_DRAM0_CS0_BASE
CPU_DRAM0_CS01_MASK
CPU_DRAM0_CS1_BASE
CPU_DRAM0_CS2_BASE
CPU_DRAM0_CS23_MASK
CPU_DRAM0_CS3_BASE
CPU_DRAM0_CS4_BASE
CPU_DRAM0_CS45_MASK
CPU_DRAM0_CS5_BASE
CPU_DRAM0_CS6_BASE
CPU_DRAM0_CS67_MASK
CPU_DRAM0_CS7_BASE
CPU_DRAM1_BANK_ADDR_MA
PPING
CPU_DRAM1_CS0_BASE
CPU_DRAM1_CS01_MASK
CPU_DRAM1_CS1_BASE
CPU_DRAM1_CS2_BASE
CPU_DRAM1_CS23_MASK
CPU_DRAM1_CS3_BASE
CPU_DRAM1_CS4_BASE
CPU_DRAM1_CS45_MASK
CPU_DRAM1_CS5_BASE
CPU_DRAM1_CS6_BASE
CPU_DRAM1_CS67_MASK
CPU_DRAM1_CS7_BASE
CRT00
CRT01
CRT02
CRT03
CRT04
CRT05
CRT06
CRT07
CRT08
CRT09
CRT0A
CRT0B
© 2009 Advanced Micro Devices, Inc.
Address
Secondary Address
Additional Address
Page
NBMCIND:0x4C
2-251
NBMCIND:0x4B
NBMCIND:0x4A
NBMCIND:0x4D
2-251
2-251
2-251
NBMCIND:0x4E
2-251
NBMCIND:0x3C
2-246
NBMCIND:0x30
NBMCIND:0x38
NBMCIND:0x31
NBMCIND:0x32
NBMCIND:0x39
NBMCIND:0x33
NBMCIND:0x34
NBMCIND:0x3A
NBMCIND:0x35
NBMCIND:0x36
NBMCIND:0x3B
NBMCIND:0x37
2-243
2-245
2-243
2-244
2-245
2-244
2-244
2-245
2-244
2-244
2-245
2-244
NBMCIND:0x49
2-249
NBMCIND:0x3D
NBMCIND:0x45
NBMCIND:0x3E
NBMCIND:0x3F
NBMCIND:0x46
NBMCIND:0x40
NBMCIND:0x41
NBMCIND:0x47
NBMCIND:0x42
NBMCIND:0x43
NBMCIND:0x48
NBMCIND:0x44
VGACRTIND:0x0
VGACRTIND:0x1
VGACRTIND:0x2
VGACRTIND:0x3
VGACRTIND:0x4
VGACRTIND:0x5
VGACRTIND:0x6
VGACRTIND:0x7
VGACRTIND:0x8
VGACRTIND:0x9
VGACRTIND:0xA
VGACRTIND:0xB
2-247
2-249
2-247
2-247
2-249
2-248
2-248
2-249
2-248
2-248
2-249
2-248
2-107
2-107
2-107
2-107
2-107
2-108
2-108
2-108
2-109
2-109
2-109
2-110
43451 780G Register Reference Guide (Pub) Rev 1.01
A-5
Table 2-1 All Registers Sorted by Name (Continued)
Name
Address
VGACRTIND:0xC
VGACRTIND:0xD
VGACRTIND:0xE
VGACRTIND:0xF
VGACRTIND:0x10
VGACRTIND:0x11
VGACRTIND:0x12
VGACRTIND:0x13
VGACRTIND:0x14
VGACRTIND:0x15
VGACRTIND:0x16
VGACRTIND:0x17
VGACRTIND:0x18
VGACRTIND:0x1E
VGACRTIND:0x1F
VGACRTIND:0x22
CRTC8_DATA
GpuF0MMReg:0x3B5
GpuF0MMReg:0x3D VGA_IO:0x3B5
5
VGA_IO:0x3D5
2-106
CRTC8_IDX
GpuF0MMReg:0x3B4
GpuF0MMReg:0x3D VGA_IO:0x3B4
4
VGA_IO:0x3D4
2-106
CT_DISABLE_BIU
D1_MVP_AFR_FLIP_FIFO_CNTL
D1_MVP_AFR_FLIP_MODE
D1_MVP_FLIP_LINE_NUM_INSE
RT
D1COLOR_MATRIX_COEF_1_1
D1COLOR_MATRIX_COEF_1_2
D1COLOR_MATRIX_COEF_1_3
D1COLOR_MATRIX_COEF_1_4
D1COLOR_MATRIX_COEF_2_1
D1COLOR_MATRIX_COEF_2_2
D1COLOR_MATRIX_COEF_2_3
D1COLOR_MATRIX_COEF_2_4
D1COLOR_MATRIX_COEF_3_1
D1COLOR_MATRIX_COEF_3_2
D1COLOR_MATRIX_COEF_3_3
D1COLOR_MATRIX_COEF_3_4
D1COLOR_SPACE_CONVERT
D1CRTC_MVP_BLACK_KEYER
D1CRTC_MVP_CONTROL1
D1CRTC_MVP_CONTROL2
D1CRTC_MVP_CONTROL3
D1CRTC_MVP_CRC_CNTL
D1CRTC_MVP_CRC_RESULT
D1CRTC_MVP_CRC2_CNTL
D1CRTC_MVP_CRC2_RESULT
D1CRTC_MVP_FIFO_CONTROL
clkconfig:0x68
GpuF0MMReg:0x6518
GpuF0MMReg:0x6514
2-66
2-154
2-154
GpuF0MMReg:0x651C
2-154
GpuF0MMReg:0x6384
GpuF0MMReg:0x6388
GpuF0MMReg:0x638C
GpuF0MMReg:0x6390
GpuF0MMReg:0x6394
GpuF0MMReg:0x6398
GpuF0MMReg:0x639C
GpuF0MMReg:0x63A0
GpuF0MMReg:0x63A4
GpuF0MMReg:0x63A8
GpuF0MMReg:0x63AC
GpuF0MMReg:0x63B0
GpuF0MMReg:0x613C
GpuF0MMReg:0x6058
GpuF0MMReg:0x6038
GpuF0MMReg:0x603C
GpuF0MMReg:0x6850
GpuF0MMReg:0x6840
GpuF0MMReg:0x6844
GpuF0MMReg:0x6848
GpuF0MMReg:0x684C
GpuF0MMReg:0x6040
2-145
2-145
2-145
2-145
2-146
2-146
2-146
2-146
2-146
2-147
2-147
2-147
2-147
2-157
2-154
2-155
2-159
2-158
2-158
2-158
2-159
2-156
43451 780G Register Reference Guide (Pub) Rev 1.01
A-6
Secondary Address
Additional Address
Page
CRT0C
CRT0D
CRT0E
CRT0F
CRT10
CRT11
CRT12
CRT13
CRT14
CRT15
CRT16
CRT17
CRT18
CRT1E
CRT1F
CRT22
2-110
2-110
2-110
2-111
2-111
2-111
2-111
2-112
2-112
2-112
2-112
2-113
2-113
2-113
2-113
2-113
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
D1CRTC_MVP_FIFO_STATUS
D1CRTC_MVP_INBAND_CNTL_
CAP
D1CRTC_MVP_INBAND_CNTL_I
NSERT
D1CRTC_MVP_INBAND_CNTL_I
NSERT_TIMER
D1CRTC_MVP_RECEIVE_CNT_C
NTL1
D1CRTC_MVP_RECEIVE_CNT_C
NTL2
D1CRTC_MVP_SLAVE_STATUS
D1CRTC_MVP_STATUS
D1CUR_COLOR1
D1CUR_COLOR2
D1CUR_CONTROL
D1CUR_HOT_SPOT
D1CUR_POSITION
D1CUR_SIZE
D1CUR_SURFACE_ADDRESS
D1CUR_UPDATE
D1GRPH_ALPHA
D1GRPH_COLOR_MATRIX_TRA
NSFORMATION_CNTL
D1GRPH_CONTROL
D1GRPH_DFQ_CONTROL
D1GRPH_DFQ_STATUS
D1GRPH_ENABLE
D1GRPH_FLIP_CONTROL
D1GRPH_INTERRUPT_CONTRO
L
D1GRPH_INTERRUPT_STATUS
D1GRPH_KEY_RANGE_ALPHA
D1GRPH_KEY_RANGE_BLUE
D1GRPH_KEY_RANGE_GREEN
D1GRPH_KEY_RANGE_RED
D1GRPH_LUT_SEL
D1GRPH_PITCH
D1GRPH_PRIMARY_SURFACE_
ADDRESS
D1GRPH_SECONDARY_SURFAC
E_ADDRESS
D1GRPH_SURFACE_ADDRESS_I
NUSE
D1GRPH_SURFACE_OFFSET_X
D1GRPH_SURFACE_OFFSET_Y
D1GRPH_SWAP_CNTL
D1GRPH_UPDATE
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x6044
Secondary Address
Additional Address
Page
2-156
GpuF0MMReg:0x604C
2-156
GpuF0MMReg:0x6050
2-157
GpuF0MMReg:0x6054
2-157
GpuF0MMReg:0x6854
2-159
GpuF0MMReg:0x6858
2-159
GpuF0MMReg:0x6048
GpuF0MMReg:0x605C
GpuF0MMReg:0x641C
GpuF0MMReg:0x6420
GpuF0MMReg:0x6400
GpuF0MMReg:0x6418
GpuF0MMReg:0x6414
GpuF0MMReg:0x6410
GpuF0MMReg:0x6408
GpuF0MMReg:0x6424
GpuF0MMReg:0x6304
2-156
2-157
2-150
2-151
2-149
2-150
2-150
2-150
2-150
2-151
2-140
GpuF0MMReg:0x6380
2-145
GpuF0MMReg:0x6104
GpuF0MMReg:0x6150
GpuF0MMReg:0x6154
GpuF0MMReg:0x6100
GpuF0MMReg:0x6148
2-122
2-144
2-144
2-122
2-128
GpuF0MMReg:0x615C
2-144
GpuF0MMReg:0x6158
GpuF0MMReg:0x631C
GpuF0MMReg:0x6318
GpuF0MMReg:0x6314
GpuF0MMReg:0x6310
GpuF0MMReg:0x6108
GpuF0MMReg:0x6120
2-144
2-142
2-142
2-141
2-141
2-124
2-125
GpuF0MMReg:0x6110
2-125
GpuF0MMReg:0x6118
2-125
GpuF0MMReg:0x614C
2-128
GpuF0MMReg:0x6124
GpuF0MMReg:0x6128
GpuF0MMReg:0x610C
GpuF0MMReg:0x6144
2-125
2-126
2-124
2-127
43451 780G Register Reference Guide (Pub) Rev 1.01
A-7
Table 2-1 All Registers Sorted by Name (Continued)
Name
D1GRPH_X_END
D1GRPH_X_START
D1GRPH_Y_END
D1GRPH_Y_START
D1ICON_COLOR1
D1ICON_COLOR2
D1ICON_CONTROL
D1ICON_SIZE
D1ICON_START_POSITION
D1ICON_SURFACE_ADDRESS
D1ICON_UPDATE
D1OVL_ALPHA
D1OVL_ALPHA_CONTROL
D1OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D1OVL_CONTROL1
D1OVL_CONTROL2
D1OVL_DFQ_CONTROL
D1OVL_DFQ_STATUS
D1OVL_ENABLE
D1OVL_END
D1OVL_KEY_ALPHA
D1OVL_KEY_CONTROL
D1OVL_KEY_RANGE_BLUE_CB
D1OVL_KEY_RANGE_GREEN_Y
D1OVL_KEY_RANGE_RED_CR
D1OVL_MATRIX_COEF_1_1
D1OVL_MATRIX_COEF_1_2
D1OVL_MATRIX_COEF_1_3
D1OVL_MATRIX_COEF_1_4
D1OVL_MATRIX_COEF_2_1
D1OVL_MATRIX_COEF_2_2
D1OVL_MATRIX_COEF_2_3
D1OVL_MATRIX_COEF_2_4
D1OVL_MATRIX_COEF_3_1
D1OVL_MATRIX_COEF_3_2
D1OVL_MATRIX_COEF_3_3
D1OVL_MATRIX_COEF_3_4
D1OVL_MATRIX_TRANSFORM_
EN
D1OVL_PITCH
D1OVL_PWL_0TOF
D1OVL_PWL_100TO13F
D1OVL_PWL_10TO1F
D1OVL_PWL_140TO17F
D1OVL_PWL_180TO1BF
D1OVL_PWL_1C0TO1FF
Address
GpuF0MMReg:0x6134
GpuF0MMReg:0x612C
GpuF0MMReg:0x6138
GpuF0MMReg:0x6130
GpuF0MMReg:0x6458
GpuF0MMReg:0x645C
GpuF0MMReg:0x6440
GpuF0MMReg:0x6450
GpuF0MMReg:0x6454
GpuF0MMReg:0x6448
GpuF0MMReg:0x6460
GpuF0MMReg:0x6308
GpuF0MMReg:0x630C
Secondary Address
Additional Address
Page
2-126
2-126
2-126
2-126
2-153
2-153
2-152
2-152
2-152
2-152
2-153
2-140
2-141
GpuF0MMReg:0x6140
2-143
GpuF0MMReg:0x6184
GpuF0MMReg:0x6188
GpuF0MMReg:0x61B4
GpuF0MMReg:0x61B8
GpuF0MMReg:0x6180
GpuF0MMReg:0x61A8
GpuF0MMReg:0x632C
GpuF0MMReg:0x6300
GpuF0MMReg:0x6328
GpuF0MMReg:0x6324
GpuF0MMReg:0x6320
GpuF0MMReg:0x6204
GpuF0MMReg:0x6208
GpuF0MMReg:0x620C
GpuF0MMReg:0x6210
GpuF0MMReg:0x6214
GpuF0MMReg:0x6218
GpuF0MMReg:0x621C
GpuF0MMReg:0x6220
GpuF0MMReg:0x6224
GpuF0MMReg:0x6228
GpuF0MMReg:0x622C
GpuF0MMReg:0x6230
2-129
2-130
2-133
2-133
2-128
2-131
2-143
2-140
2-143
2-142
2-142
2-133
2-134
2-134
2-134
2-134
2-134
2-135
2-135
2-135
2-135
2-135
2-136
GpuF0MMReg:0x6200
2-133
GpuF0MMReg:0x6198
GpuF0MMReg:0x6284
GpuF0MMReg:0x629C
GpuF0MMReg:0x6288
GpuF0MMReg:0x62A0
GpuF0MMReg:0x62A4
GpuF0MMReg:0x62A8
2-131
2-136
2-137
2-136
2-137
2-138
2-138
43451 780G Register Reference Guide (Pub) Rev 1.01
A-8
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
D1OVL_PWL_200TO23F
D1OVL_PWL_20TO3F
D1OVL_PWL_240TO27F
D1OVL_PWL_280TO2BF
D1OVL_PWL_2C0TO2FF
D1OVL_PWL_300TO33F
D1OVL_PWL_340TO37F
D1OVL_PWL_380TO3BF
D1OVL_PWL_3C0TO3FF
D1OVL_PWL_40TO7F
D1OVL_PWL_80TOBF
D1OVL_PWL_C0TOFF
D1OVL_PWL_TRANSFORM_EN
D1OVL_RT_BAND_POSITION
D1OVL_RT_PROCEED_COND
D1OVL_RT_SKEWCOMMAND
D1OVL_RT_SKEWCONTROL
D1OVL_RT_STAT
D1OVL_START
D1OVL_SURFACE_ADDRESS
D1OVL_SURFACE_ADDRESS_IN
USE
D1OVL_SURFACE_OFFSET_X
D1OVL_SURFACE_OFFSET_Y
D1OVL_SWAP_CNTL
D1OVL_UPDATE
D2_MVP_AFR_FLIP_FIFO_CNTL
D2_MVP_AFR_FLIP_MODE
D2_MVP_FLIP_LINE_NUM_INSE
RT
D2COLOR_MATRIX_COEF_1_1
D2COLOR_MATRIX_COEF_1_2
D2COLOR_MATRIX_COEF_1_3
D2COLOR_MATRIX_COEF_1_4
D2COLOR_MATRIX_COEF_2_1
D2COLOR_MATRIX_COEF_2_2
D2COLOR_MATRIX_COEF_2_3
D2COLOR_MATRIX_COEF_2_4
D2COLOR_MATRIX_COEF_3_1
D2COLOR_MATRIX_COEF_3_2
D2COLOR_MATRIX_COEF_3_3
D2COLOR_MATRIX_COEF_3_4
D2COLOR_SPACE_CONVERT
D2CRTC_MVP_INBAND_CNTL_I
NSERT
D2CRTC_MVP_INBAND_CNTL_I
NSERT_TIMER
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x62AC
GpuF0MMReg:0x628C
GpuF0MMReg:0x62B0
GpuF0MMReg:0x62B4
GpuF0MMReg:0x62B8
GpuF0MMReg:0x62BC
GpuF0MMReg:0x62C0
GpuF0MMReg:0x62C4
GpuF0MMReg:0x62C8
GpuF0MMReg:0x6290
GpuF0MMReg:0x6294
GpuF0MMReg:0x6298
GpuF0MMReg:0x6280
GpuF0MMReg:0x6508
GpuF0MMReg:0x650C
GpuF0MMReg:0x6500
GpuF0MMReg:0x6504
GpuF0MMReg:0x6510
GpuF0MMReg:0x61A4
GpuF0MMReg:0x6190
Secondary Address
Additional Address
Page
2-138
2-136
2-138
2-138
2-139
2-139
2-139
2-139
2-139
2-137
2-137
2-137
2-136
2-148
2-148
2-148
2-148
2-149
2-131
2-130
GpuF0MMReg:0x61B0
2-132
GpuF0MMReg:0x619C
GpuF0MMReg:0x61A0
GpuF0MMReg:0x618C
GpuF0MMReg:0x61AC
GpuF0MMReg:0x65EC
GpuF0MMReg:0x65E8
2-131
2-131
2-130
2-132
2-192
2-192
GpuF0MMReg:0x65F0
2-192
GpuF0MMReg:0x6B84
GpuF0MMReg:0x6B88
GpuF0MMReg:0x6B8C
GpuF0MMReg:0x6B90
GpuF0MMReg:0x6B94
GpuF0MMReg:0x6B98
GpuF0MMReg:0x6B9C
GpuF0MMReg:0x6BA0
GpuF0MMReg:0x6BA4
GpuF0MMReg:0x6BA8
GpuF0MMReg:0x6BAC
GpuF0MMReg:0x6BB0
GpuF0MMReg:0x693C
2-182
2-182
2-182
2-183
2-183
2-183
2-183
2-184
2-184
2-184
2-184
2-185
2-185
GpuF0MMReg:0x6838
2-158
GpuF0MMReg:0x683C
2-158
43451 780G Register Reference Guide (Pub) Rev 1.01
A-9
Table 2-1 All Registers Sorted by Name (Continued)
Name
D2CUR_COLOR1
D2CUR_COLOR2
D2CUR_CONTROL
D2CUR_HOT_SPOT
D2CUR_POSITION
D2CUR_SIZE
D2CUR_SURFACE_ADDRESS
D2CUR_UPDATE
D2GRPH_ALPHA
D2GRPH_COLOR_MATRIX_TRA
NSFORMATION_CNTL
D2GRPH_CONTROL
D2GRPH_ENABLE
D2GRPH_FLIP_CONTROL
D2GRPH_KEY_RANGE_ALPHA
D2GRPH_KEY_RANGE_BLUE
D2GRPH_KEY_RANGE_GREEN
D2GRPH_KEY_RANGE_RED
D2GRPH_LUT_SEL
D2GRPH_PITCH
D2GRPH_PRIMARY_SURFACE_
ADDRESS
D2GRPH_SECONDARY_SURFAC
E_ADDRESS
D2GRPH_SURFACE_ADDRESS_I
NUSE
D2GRPH_SURFACE_OFFSET_X
D2GRPH_SURFACE_OFFSET_Y
D2GRPH_SWAP_CNTL
D2GRPH_UPDATE
D2GRPH_X_END
D2GRPH_X_START
D2GRPH_Y_END
D2GRPH_Y_START
D2ICON_COLOR1
D2ICON_COLOR2
D2ICON_CONTROL
D2ICON_SIZE
D2ICON_START_POSITION
D2ICON_SURFACE_ADDRESS
D2ICON_UPDATE
D2OVL_ALPHA
D2OVL_ALPHA_CONTROL
D2OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D2OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D2OVL_CONTROL1
Address
GpuF0MMReg:0x6C1C
GpuF0MMReg:0x6C20
GpuF0MMReg:0x6C00
GpuF0MMReg:0x6C18
GpuF0MMReg:0x6C14
GpuF0MMReg:0x6C10
GpuF0MMReg:0x6C08
GpuF0MMReg:0x6C24
GpuF0MMReg:0x6B04
Secondary Address
Additional Address
Page
2-188
2-189
2-187
2-188
2-188
2-188
2-188
2-189
2-179
GpuF0MMReg:0x6B80
2-182
GpuF0MMReg:0x6904
GpuF0MMReg:0x6900
GpuF0MMReg:0x6948
GpuF0MMReg:0x6B1C
GpuF0MMReg:0x6B18
GpuF0MMReg:0x6B14
GpuF0MMReg:0x6B10
GpuF0MMReg:0x6908
GpuF0MMReg:0x6920
2-160
2-160
2-166
2-180
2-180
2-180
2-180
2-162
2-163
GpuF0MMReg:0x6910
2-163
GpuF0MMReg:0x6918
2-163
GpuF0MMReg:0x694C
2-166
GpuF0MMReg:0x6924
GpuF0MMReg:0x6928
GpuF0MMReg:0x690C
GpuF0MMReg:0x6944
GpuF0MMReg:0x6934
GpuF0MMReg:0x692C
GpuF0MMReg:0x6938
GpuF0MMReg:0x6930
GpuF0MMReg:0x6C58
GpuF0MMReg:0x6C5C
GpuF0MMReg:0x6C40
GpuF0MMReg:0x6C50
GpuF0MMReg:0x6C54
GpuF0MMReg:0x6C48
GpuF0MMReg:0x6C60
GpuF0MMReg:0x6B08
GpuF0MMReg:0x6B0C
2-163
2-163
2-162
2-165
2-164
2-164
2-164
2-164
2-191
2-191
2-190
2-190
2-190
2-190
2-191
2-179
2-179
GpuF0MMReg:0x6940
2-174
GpuF0MMReg:0x6940
2-182
GpuF0MMReg\:0x6984
2-167
43451 780G Register Reference Guide (Pub) Rev 1.01
A-10
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
D2OVL_CONTROL2
D2OVL_DFQ_CONTROL
D2OVL_DFQ_STATUS
D2OVL_ENABLE
D2OVL_END
D2OVL_KEY_ALPHA
D2OVL_KEY_CONTROL
D2OVL_KEY_RANGE_BLUE_CB
D2OVL_KEY_RANGE_GREEN_Y
D2OVL_KEY_RANGE_RED_CR
D2OVL_MATRIX_COEF_1_1
D2OVL_MATRIX_COEF_1_2
D2OVL_MATRIX_COEF_1_3
D2OVL_MATRIX_COEF_1_4
D2OVL_MATRIX_COEF_2_1
D2OVL_MATRIX_COEF_2_2
D2OVL_MATRIX_COEF_2_3
D2OVL_MATRIX_COEF_2_4
D2OVL_MATRIX_COEF_3_1
D2OVL_MATRIX_COEF_3_2
D2OVL_MATRIX_COEF_3_3
D2OVL_MATRIX_COEF_3_4
D2OVL_MATRIX_TRANSFORM_
EN
D2OVL_PITCH
D2OVL_PWL_0TOF
D2OVL_PWL_100TO13F
D2OVL_PWL_10TO1F
D2OVL_PWL_140TO17F
D2OVL_PWL_180TO1BF
D2OVL_PWL_1C0TO1FF
D2OVL_PWL_200TO23F
D2OVL_PWL_20TO3F
D2OVL_PWL_240TO27F
D2OVL_PWL_280TO2BF
D2OVL_PWL_2C0TO2FF
D2OVL_PWL_300TO33F
D2OVL_PWL_340TO37F
D2OVL_PWL_380TO3BF
D2OVL_PWL_3C0TO3FF
D2OVL_PWL_40TO7F
D2OVL_PWL_80TOBF
D2OVL_PWL_C0TOFF
D2OVL_PWL_TRANSFORM_EN
D2OVL_RT_BAND_POSITION
D2OVL_RT_PROCEED_COND
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg\:0x6988
GpuF0MMReg\:0x69B4
GpuF0MMReg\:0x69B8
GpuF0MMReg\:0x6980
GpuF0MMReg\:0x69A8
GpuF0MMReg:0x6B2C
GpuF0MMReg:0x6B00
GpuF0MMReg:0x6B28
GpuF0MMReg:0x6B24
GpuF0MMReg:0x6B20
GpuF0MMReg:0x6A04
GpuF0MMReg:0x6A08
GpuF0MMReg:0x6A0C
GpuF0MMReg:0x6A10
GpuF0MMReg:0x6A14
GpuF0MMReg:0x6A18
GpuF0MMReg:0x6A1C
GpuF0MMReg:0x6A20
GpuF0MMReg:0x6A24
GpuF0MMReg:0x6A28
GpuF0MMReg:0x6A2C
GpuF0MMReg:0x6A30
Secondary Address
Additional Address
Page
2-168
2-171
2-171
2-167
2-169
2-181
2-178
2-181
2-181
2-181
2-171
2-172
2-172
2-172
2-172
2-172
2-173
2-173
2-173
2-173
2-173
2-174
GpuF0MMReg:0x6A00
2-171
GpuF0MMReg\:0x6998
GpuF0MMReg:0x6A84
GpuF0MMReg:0x6A9C
GpuF0MMReg:0x6A88
GpuF0MMReg:0x6AA0
GpuF0MMReg:0x6AA4
GpuF0MMReg:0x6AA8
GpuF0MMReg:0x6AAC
GpuF0MMReg:0x6A8C
GpuF0MMReg:0x6AB0
GpuF0MMReg:0x6AB4
GpuF0MMReg:0x6AB8
GpuF0MMReg:0x6ABC
GpuF0MMReg:0x6AC0
GpuF0MMReg:0x6AC4
GpuF0MMReg:0x6AC8
GpuF0MMReg:0x6A90
GpuF0MMReg:0x6A94
GpuF0MMReg:0x6A98
GpuF0MMReg:0x6A80
GpuF0MMReg:0x6D08
GpuF0MMReg:0x6D0C
2-169
2-174
2-175
2-174
2-176
2-176
2-176
2-176
2-175
2-176
2-177
2-177
2-177
2-177
2-177
2-178
2-175
2-175
2-175
2-174
2-186
2-186
43451 780G Register Reference Guide (Pub) Rev 1.01
A-11
Table 2-1 All Registers Sorted by Name (Continued)
Name
D2OVL_RT_SKEWCOMMAND
D2OVL_RT_SKEWCONTROL
D2OVL_RT_STAT
D2OVL_START
D2OVL_SURFACE_ADDRESS
D2OVL_SURFACE_ADDRESS_IN
USE
D2OVL_SURFACE_OFFSET_X
D2OVL_SURFACE_OFFSET_Y
D2OVL_SWAP_CNTL
D2OVL_UPDATE
Address
GpuF0MMReg:0x6D00
GpuF0MMReg:0x6D04
GpuF0MMReg:0x6D10
GpuF0MMReg\:0x69A4
GpuF0MMReg\:0x6990
DAC_CONTROL
GpuF0MMReg:0x7058
DAC_DATA
DAC_MASK
DAC_R_INDEX
DAC_W_INDEX
DC_LUT_30_COLOR
DC_LUT_AUTOFILL
DC_LUT_PWL_DATA
DC_LUT_READ_PIPE_SELECT
DC_LUT_RW_INDEX
DC_LUT_RW_MODE
DC_LUT_RW_SELECT
DC_LUT_SEQ_COLOR
DC_LUT_WRITE_EN_MASK
DC_LUTA_BLACK_OFFSET_BLU
E
DC_LUTA_BLACK_OFFSET_GR
EEN
DC_LUTA_BLACK_OFFSET_RE
D
DC_LUTA_CONTROL
DC_LUTA_WHITE_OFFSET_BLU
E
DC_LUTA_WHITE_OFFSET_GRE
EN
DC_LUTA_WHITE_OFFSET_RED
DC_LUTB_BLACK_OFFSET_BLU
E
DC_LUTB_BLACK_OFFSET_GR
EEN
DC_LUTB_BLACK_OFFSET_RE
D
DC_LUTB_CONTROL
DC_LUTB_WHITE_OFFSET_BLU
E
DC_LUTB_WHITE_OFFSET_GRE
EN
DC_LUTB_WHITE_OFFSET_RED
GpuF0MMReg:0x3C9
GpuF0MMReg:0x3C6
GpuF0MMReg:0x3C7
GpuF0MMReg:0x3C8
GpuF0MMReg:0x6494
GpuF0MMReg:0x64A0
GpuF0MMReg:0x6490
GpuF0MMReg:0x6498
GpuF0MMReg:0x6488
GpuF0MMReg:0x6484
GpuF0MMReg:0x6480
GpuF0MMReg:0x648C
GpuF0MMReg:0x649C
Secondary Address
Additional Address
Page
2-185
2-186
2-186
2-169
2-168
GpuF0MMReg\:0x69B0
2-170
GpuF0MMReg\:0x699C
GpuF0MMReg\:0x69A0
GpuF0MMReg\:0x698C
GpuF0MMReg\:0x69AC
2-169
2-169
2-168
2-170
GpuF0MMReg:0x715
8
VGA_IO:0x3C9
VGA_IO:0x3C6
VGA_IO:0x3C7
VGA_IO:0x3C8
2-103
2-103
2-104
2-104
2-104
2-194
2-195
2-194
2-194
2-193
2-193
2-193
2-193
2-194
GpuF0MMReg:0x64C4
2-197
GpuF0MMReg:0x64C8
2-197
GpuF0MMReg:0x64CC
2-197
GpuF0MMReg:0x64C0
2-195
GpuF0MMReg:0x64D0
2-197
GpuF0MMReg:0x64D4
2-197
GpuF0MMReg:0x64D8
2-197
GpuF0MMReg:0x6CC4
2-199
GpuF0MMReg:0x6CC8
2-199
GpuF0MMReg:0x6CCC
2-200
GpuF0MMReg:0x6CC0
2-198
GpuF0MMReg:0x6CD0
2-200
GpuF0MMReg:0x6CD4
2-200
GpuF0MMReg:0x6CD8
2-200
43451 780G Register Reference Guide (Pub) Rev 1.01
A-12
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
GpuF0MMReg:0x6CBC
2-202
GpuF0MMReg:0x6CA4
GpuF0MMReg:0x6CA0
clkconfig:0x5C
AudioPcie:0x5C
AudioPcie:0x7C
AudioPcie:0x60
AudioPcie:0x80
AudioPcie:0x2
AudioPcie:0x62
AudioPcie:0x82
NBMISCIND:0x5
NBMISCIND:0x6
NBMISCIND:0x10
NBMISCIND:0x7B
NBMISCIND:0x1D
NBMISCIND:0x44
NBMISCIND:0x45
GpuF0MMReg:0x6CB0
GpuF0MMReg:0x6CB4
clkconfig:0x74
GpuF0MMReg:0x3C3
GpuF0MMReg:0x3CA
2-203
2-202
2-65
2-85
2-89
2-86
2-89
2-78
2-87
2-90
2-301
2-301
2-304
2-323
2-324
2-315
2-315
2-204
2-204
2-67
2-102
2-101
GENFC_WT
GpuF0MMReg:0x3BA
GENMO_RD
GENMO_WT
GENS0
GpuF0MMReg:0x3CC
GpuF0MMReg:0x3C2
GpuF0MMReg:0x3C2
GENS1
GpuF0MMReg:0x3BA
GPIO_ctrl
GPIO_PAD
GPIO_PAD_CNTL_PU_PD
GPIO_PAD_SCHMEM_OE
GPIO_PAD_SP_SN
GPIO_SDVO_HPD
GRA00
GRA01
clkconfig:0xDC
NBMISCIND:0x40
NBMISCIND:0x41
NBMISCIND:0x42
NBMISCIND:0x43
NBMISCIND:0x4A
VGAGRPHIND:0x0
VGAGRPHIND:0x1
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x65F4
GpuF0MMReg:0x6C80
GpuF0MMReg:0x6C84
GpuF0MMReg:0x6C88
GpuF0MMReg:0x6C90
GpuF0MMReg:0x6C8C
GpuF0MMReg:0x6C94
Secondary Address
Additional Address
Page
Name
DC_MVP_LB_CONTROL
DCP_CRC_CONTROL
DCP_CRC_MASK
DCP_CRC_P0_CURRENT
DCP_CRC_P0_LAST
DCP_CRC_P1_CURRENT
DCP_CRC_P1_LAST
DCP_LB_DATA_GAP_BETWEEN
_CHUNK
DCP_MULTI_CHIP_CNTL
DCP_TILING_CONFIG
DELAY_SET_IOC_CCLK
DEVICE_CAP
DEVICE_CAP2
DEVICE_CNTL
DEVICE_CNTL2
DEVICE_ID
DEVICE_STATUS
DEVICE_STATUS2
DFT_CNTL0
DFT_CNTL1
DFT_CNTL2
DFT_CNTL3
DFT_CNTL4
DFT_VIP_IO_GPIO
DFT_VIP_IO_GPIO_OR
DMIF_CONTROL
DMIF_STATUS
GC_CLK_CNTRL
GENENB
GENFC_RD
2-205
2-200
2-201
2-201
2-201
2-201
2-201
GpuF0Pcie:0x5C
GpuF0Pcie:0x7C
GpuF0Pcie:0x60
GpuF0Pcie:0x80
GpuF0Pcie:0x2
GpuF0Pcie:0x62
GpuF0Pcie:0x82
GpuF1Pcie:0x5C
GpuF1Pcie:0x7C
GpuF1Pcie:0x60
GpuF1Pcie:0x80
GpuF1Pcie:0x2
GpuF1Pcie:0x62
GpuF1Pcie:0x82
VGA_IO:0x3C3
VGA_IO:0x3CA
GpuF0MMReg:0x3D VGA_IO:0x3BA
A
VGA_IO:0x3DA
VGA_IO:0x3CC
VGA_IO:0x3C2
VGA_IO:0x3C2
GpuF0MMReg:0x3D VGA_IO:0x3BA
A
VGA_IO:0x3DA
2-101
2-102
2-101
2-102
2-103
2-73
2-313
2-314
2-314
2-315
2-325
2-114
2-114
43451 780G Register Reference Guide (Pub) Rev 1.01
A-13
Table 2-1 All Registers Sorted by Name (Continued)
Name
GRA02
GRA03
GRA04
GRA05
GRA06
GRA07
GRA08
GRPH8_DATA
GRPH8_IDX
HEADER
HT_ARB_I
HT_ARB_II
HT_BIST_Extended_Control_0
HT_BIST_Extended_Control_1
HT_CLMC_I
HT_CLMC_II
HT_FORCE_I
HT_FORCE_II
HT_FORCE_III
HT3PHY_CNTL_1
HT3PHY_CNTL_10
HT3PHY_CNTL_11
HT3PHY_CNTL_12
HT3PHY_CNTL_13
HT3PHY_CNTL_14
HT3PHY_CNTL_2
HT3PHY_CNTL_3
HT3PHY_CNTL_4
HT3PHY_CNTL_5
HT3PHY_CNTL_6
HT3PHY_CNTL_7
HT3PHY_CNTL_8
HT3PHY_CNTL_9
HTIU_DEBUG
HTIU_DOWNSTREAM_CONFIG
HTIU_UPSTREAM_CONFIG_0
HTIU_UPSTREAM_CONFIG_1
HTIU_UPSTREAM_CONFIG_10
HTIU_UPSTREAM_CONFIG_11
HTIU_UPSTREAM_CONFIG_12
HTIU_UPSTREAM_CONFIG_13
HTIU_UPSTREAM_CONFIG_19
HTIU_UPSTREAM_CONFIG_2
HTIU_UPSTREAM_CONFIG_3
HTIU_UPSTREAM_CONFIG_4
HTIU_UPSTREAM_CONFIG_5
Address
VGAGRPHIND:0x2
VGAGRPHIND:0x3
VGAGRPHIND:0x4
VGAGRPHIND:0x5
VGAGRPHIND:0x6
VGAGRPHIND:0x7
VGAGRPHIND:0x8
GpuF0MMReg:0x3CF
GpuF0MMReg:0x3CE
AudioPcie:0xE
NBMCIND:0x2B
NBMCIND:0x2C
HTIUNBIND:0x21
HTIUNBIND:0x22
NBMCIND:0x29
NBMCIND:0x2A
NBMCIND:0x2D
NBMCIND:0x2E
NBMCIND:0x2F
HTIUNBIND:0x26
HTIUNBIND:0x49
HTIUNBIND:0x4A
HTIUNBIND:0x4B
HTIUNBIND:0x4C
HTIUNBIND:0x4D
HTIUNBIND:0x27
HTIUNBIND:0x28
HTIUNBIND:0x29
HTIUNBIND:0x2A
HTIUNBIND:0x2B
HTIUNBIND:0x2C
HTIUNBIND:0x47
HTIUNBIND:0x48
HTIUNBIND:0x5
HTIUNBIND:0x6
HTIUNBIND:0x7
HTIUNBIND:0x8
HTIUNBIND:0x11
HTIUNBIND:0x12
HTIUNBIND:0x13
HTIUNBIND:0x77
HTIUNBIND:0x14
HTIUNBIND:0x9
HTIUNBIND:0xA
HTIUNBIND:0xB
HTIUNBIND:0xC
43451 780G Register Reference Guide (Pub) Rev 1.01
A-14
Secondary Address
VGA_IO:0x3CF
VGA_IO:0x3CE
GpuF0Pcie:0xE
Additional Address
GpuF1Pcie:0xE
Page
2-114
2-114
2-115
2-115
2-115
2-115
2-115
2-114
2-114
2-81
2-242
2-243
2-385
2-385
2-242
2-242
2-243
2-243
2-243
2-389
2-404
2-404
2-405
2-405
2-405
2-389
2-390
2-390
2-391
2-391
2-391
2-403
2-403
2-375
2-375
2-376
2-377
2-379
2-379
2-379
2-379
2-380
2-377
2-377
2-378
2-378
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
HTIU_UPSTREAM_CONFIG_6
HTIU_UPSTREAM_CONFIG_7
HTIU_UPSTREAM_CONFIG_8
HTIU_UPSTREAM_CONFIG_9
ILA_CLK_DATA
ILA_CLK_INDEX
INTERRUPT_LINE
INTERRUPT_PIN
IOC_DMA_ARBITER
IOC_JTAG_CNTL
IOC_LAT_PERF_CNTR_CNTL
IOC_LAT_PERF_CNTR_OUT
IOC_P2P_CNTL
IOC_PCIE_CNTL
IOC_PCIE_CSR_Count
IOC_PCIE_D10_CNTL
IOC_PCIE_D10_CNTL
IOC_PCIE_D10_CSR_Count
IOC_PCIE_D10_CSR_Count
IOC_PCIE_D11_CNTL
IOC_PCIE_D11_CNTL
IOC_PCIE_D11_CSR_Count
IOC_PCIE_D11_CSR_Count
IOC_PCIE_D12_CNTL
IOC_PCIE_D12_CNTL
IOC_PCIE_D12_CSR_Count
IOC_PCIE_D12_CSR_Count
IOC_PCIE_D2_CNTL
IOC_PCIE_D2_CNTL
IOC_PCIE_D2_CSR_Count
IOC_PCIE_D2_CSR_Count
IOC_PCIE_D3_CNTL
IOC_PCIE_D3_CNTL
IOC_PCIE_D3_CSR_Count
IOC_PCIE_D3_CSR_Count
IOC_PCIE_D4_CNTL
IOC_PCIE_D4_CNTL
IOC_PCIE_D4_CSR_Count
IOC_PCIE_D4_CSR_Count
IOC_PCIE_D5_CNTL
IOC_PCIE_D5_CNTL
IOC_PCIE_D5_CSR_Count
IOC_PCIE_D5_CSR_Count
IOC_PCIE_D6_CNTL
IOC_PCIE_D6_CNTL
© 2009 Advanced Micro Devices, Inc.
Address
HTIUNBIND:0xD
HTIUNBIND:0xE
HTIUNBIND:0xF
HTIUNBIND:0x10
clkconfig:0xA0
clkconfig:0x9C
AudioPcie:0x3C
AudioPcie:0x3D
NBMISCIND:0x9
NBMISCIND:0x47
NBMISCIND:0x30
NBMISCIND:0x31
NBMISCIND:0xC
NBMISCIND:0xB
NBMISCIND:0xA
NBMISCIND:0x5F
NBMISCIND:0x5F
NBMISCIND:0x5E
NBMISCIND:0x5E
NBMISCIND:0x61
NBMISCIND:0x61
NBMISCIND:0x60
NBMISCIND:0x60
NBMISCIND:0x63
NBMISCIND:0x63
NBMISCIND:0x62
NBMISCIND:0x62
NBMISCIND:0x51
NBMISCIND:0x51
NBMISCIND:0x50
NBMISCIND:0x50
NBMISCIND:0x53
NBMISCIND:0x53
NBMISCIND:0x52
NBMISCIND:0x52
NBMISCIND:0x55
NBMISCIND:0x55
NBMISCIND:0x54
NBMISCIND:0x54
NBMISCIND:0x57
NBMISCIND:0x57
NBMISCIND:0x56
NBMISCIND:0x56
NBMISCIND:0x59
NBMISCIND:0x59
Secondary Address
GpuF0Pcie:0x3C
GpuF0Pcie:0x3D
Additional Address
GpuF1Pcie:0x3C
GpuF1Pcie:0x3D
Page
2-378
2-378
2-378
2-379
2-77
2-77
2-82
2-82
2-303
2-324
2-306
2-306
2-304
2-303
2-303
2-27
2-319
2-27
2-319
2-27
2-319
2-27
2-319
2-28
2-320
2-28
2-320
2-23
2-315
2-23
2-315
2-24
2-316
2-24
2-316
2-24
2-316
2-24
2-316
2-25
2-317
2-25
2-317
2-25
2-317
43451 780G Register Reference Guide (Pub) Rev 1.01
A-15
Table 2-1 All Registers Sorted by Name (Continued)
Name
IOC_PCIE_D6_CSR_Count
IOC_PCIE_D6_CSR_Count
IOC_PCIE_D7_CNTL
IOC_PCIE_D7_CNTL
IOC_PCIE_D7_CSR_Count
IOC_PCIE_D7_CSR_Count
IOC_PCIE_D9_CNTL
IOC_PCIE_D9_CNTL
IOC_PCIE_D9_CSR_Count
IOC_PCIE_D9_CSR_Count
IOCIsocMapAddr_HI
IOCIsocMapAddr_LO
K8_FB_LOCATION
LATENCY
LINK_CAP
LINK_CAP2
LINK_CNTL
LINK_CNTL2
Link_State_Control_0
Link_State_Control_1
Link_State_Control_2
Link_State_Control_3
Link_State_Control_4
Link_State_Control_5
Link_State_Control_6
Link_State_Control_7
LINK_STATUS
LINK_STATUS2
LMM1
LMM2
LMM3
LMM4
LMM5
LMM6
LMM7
LS_History0
LS_History1
LS_History2
LS_History3
LS_History4
LS_History5
LVTMA_BL_MOD_CNTL
LVTMA_DATA_SYNCHRONIZATI
ON
LVTMA_LOAD_DETECT
LVTMA_MACRO_CONTROL
Address
NBMISCIND:0x58
NBMISCIND:0x58
NBMISCIND:0x5B
NBMISCIND:0x5B
NBMISCIND:0x5A
NBMISCIND:0x5A
NBMISCIND:0x5D
NBMISCIND:0x5D
NBMISCIND:0x5C
NBMISCIND:0x5C
NBMISCIND:0xF
NBMISCIND:0xE
NBMCIND:0x11
AudioPcie:0xD
AudioPcie:0x64
AudioPcie:0x84
AudioPcie:0x68
AudioPcie:0x88
HTIUNBIND:0x15
HTIUNBIND:0x16
HTIUNBIND:0x17
HTIUNBIND:0x18
HTIUNBIND:0x19
HTIUNBIND:0x1A
HTIUNBIND:0x1B
HTIUNBIND:0x1C
AudioPcie:0x6A
AudioPcie:0x8A
HTIUNBIND:0x70
HTIUNBIND:0x71
HTIUNBIND:0x72
HTIUNBIND:0x73
HTIUNBIND:0x74
HTIUNBIND:0x75
HTIUNBIND:0x76
HTIUNBIND:0x40
HTIUNBIND:0x41
HTIUNBIND:0x42
HTIUNBIND:0x43
HTIUNBIND:0x44
HTIUNBIND:0x45
GpuF0MMReg:0x7F94
Secondary Address
Additional Address
GpuF0Pcie:0xD
GpuF0Pcie:0x64
GpuF0Pcie:0x84
GpuF0Pcie:0x68
GpuF0Pcie:0x88
GpuF1Pcie:0xD
GpuF1Pcie:0x64
GpuF1Pcie:0x84
GpuF1Pcie:0x68
GpuF1Pcie:0x88
GpuF0Pcie:0x6A
GpuF0Pcie:0x8A
GpuF1Pcie:0x6A
GpuF1Pcie:0x8A
Page
2-25
2-317
2-26
2-318
2-26
2-318
2-26
2-318
2-26
2-318
2-304
2-304
2-231
2-80
2-87
2-90
2-88
2-90
2-381
2-382
2-382
2-382
2-382
2-383
2-383
2-383
2-89
2-90
2-400
2-401
2-401
2-401
2-402
2-402
2-402
2-393
2-393
2-394
2-394
2-394
2-394
2-219
GpuF0MMReg:0x7F98
2-218
GpuF0MMReg:0x7F08
GpuF0MMReg:0x7F0C
2-220
2-221
43451 780G Register Reference Guide (Pub) Rev 1.01
A-16
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
LVTMA_PREEMPHASIS_CONTR
OL
LVTMA_PWRSEQ_CNTL
LVTMA_PWRSEQ_DELAY1
LVTMA_PWRSEQ_DELAY2
LVTMA_PWRSEQ_REF_DIV
LVTMA_PWRSEQ_STATE
LVTMA_REG_TEST_OUTPUT
LVTMA_TRANSMITTER_ADJUST
LVTMA_TRANSMITTER_CONTR
OL
LVTMA_TRANSMITTER_DEBUG
LVTMA_TRANSMITTER_ENABLE
MAX_LATENCY
MC_ACMD_DLL_CNTRL_A
MC_ACMD_DLL_CNTRL_B
MC_BIST_CNTL0
MC_BIST_CNTL1
MC_BIST_MISMATCH_H
MC_BIST_MISMATCH_L
MC_BIST_PATTERN0H
MC_BIST_PATTERN0L
MC_BIST_PATTERN1H
MC_BIST_PATTERN1L
MC_BIST_PATTERN2H
MC_BIST_PATTERN2L
MC_BIST_PATTERN3H
MC_BIST_PATTERN3L
MC_BIST_PATTERN4H
MC_BIST_PATTERN4L
MC_BIST_PATTERN5H
MC_BIST_PATTERN5L
MC_BIST_PATTERN6H
MC_BIST_PATTERN6L
MC_BIST_PATTERN7H
MC_BIST_PATTERN7L
MC_CLK_CNTRL
MC_CLK_DATA
MC_CLK_INDEX
MC_CREDITS_CONTROL
MC_DATA_DLL_CNTRL_A
MC_DEBUG
MC_FB_LOCATION
MC_GENERAL_PURPOSE
MC_GENERAL_PURPOSE_2
MC_GENERAL_PURPOSE_3
© 2009 Advanced Micro Devices, Inc.
Address
Secondary Address
Additional Address
Page
GpuF0MMReg:0x7F1C
2-222
GpuF0MMReg:0x7F80
GpuF0MMReg:0x7F8C
GpuF0MMReg:0x7F90
GpuF0MMReg:0x7F88
GpuF0MMReg:0x7F84
GpuF0MMReg:0x7F10
GpuF0MMReg:0x7F18
2-218
2-218
2-218
2-218
2-219
2-222
2-222
GpuF0MMReg:0x7F00
2-221
GpuF0MMReg:0x7F14
GpuF0MMReg:0x7F04
AudioPcie:0x3F
clkconfig:0x88
clkconfig:0x89
NBMCIND:0x5C
NBMCIND:0x5D
NBMCIND:0x5F
NBMCIND:0x5E
NBMCIND:0x61
NBMCIND:0x60
NBMCIND:0x63
NBMCIND:0x62
NBMCIND:0x65
NBMCIND:0x64
NBMCIND:0x67
NBMCIND:0x66
NBMCIND:0x69
NBMCIND:0x68
NBMCIND:0x6B
NBMCIND:0x6A
NBMCIND:0x6D
NBMCIND:0x6C
NBMCIND:0x6F
NBMCIND:0x6E
clkconfig:0x58
clkconfig:0x64
clkconfig:0x60
NBMCIND:0x15
clkconfig:0x80
NBMCIND:0x4F
NBMCIND:0x10
NBMCIND:0x1
NBMCIND:0x2
NBMCIND:0x3
2-222
2-220
2-83
2-68
2-69
2-252
2-252
2-253
2-253
2-253
2-253
2-254
2-254
2-254
2-254
2-254
2-254
2-255
2-254
2-255
2-255
2-255
2-255
2-255
2-255
2-65
2-66
2-66
2-237
2-68
2-251
2-231
2-224
2-225
2-225
GpuF0Pcie:0x3F
GpuF1Pcie:0x3F
43451 780G Register Reference Guide (Pub) Rev 1.01
A-17
Table 2-1 All Registers Sorted by Name (Continued)
Name
MC_HTIU_GFX_RD_URGENT_C
ONTROL
MC_HTIU_GFX_WR_URGENT_C
ONTROL
MC_HTIU_ISOC_URGENT_CON
TROL
MC_IMP_CTRL_CNTL
MC_IMP_CTRL_REF
MC_ISOC_ARB_CNTL
MC_ISOC_ARB_CNTL2
MC_ISOC_BW_LIM_CNTL
MC_ISOC_BW_LIM_MAX
MC_ISOC_BW_LIM_WINDOW
MC_ISOC_CONTROL
MC_LATENCY_COUNT_CNTL
MC_MCLK_CONTROL
MC_MISC_UMA_CNTL
MC_MPLL_CONTROL
MC_MPLL_CONTROL2
MC_MPLL_CONTROL3
MC_MPLL_DIV_CONTROL
MC_MPLL_FREQ_CONTROL
MC_MPLL_SEQ_CONTROL
MC_SYSTEM_STATUS
MC_UMA_ADDRESS_SWIZZLE_0
MC_UMA_ADDRESS_SWIZZLE_1
MCA_DLL_MASTER_0
MCA_DLL_MASTER_1
MCA_DLL_SLAVE_RD_0
MCA_DLL_SLAVE_RD_1
MCA_DLL_SLAVE_WR_0
MCA_DLL_SLAVE_WR_1
MCA_DQ_DQS_READ_BACK
MCA_DQS_CLK_READ_BACK
MCA_DRIVING
MCA_GENERAL_PURPOSE
MCA_GENERAL_PURPOSE_2
MCA_IN_TIMING_DQS_3210
MCA_IN_TIMING_DQS_3210_PM
MCA_MEMORY_INIT_EMRS
MCA_MEMORY_INIT_EMRS_PM
MCA_MEMORY_INIT_EMRS2
MCA_MEMORY_INIT_EMRS2_P
M
MCA_MEMORY_INIT_EMRS3
MCA_MEMORY_INIT_EMRS3_P
M
MCA_MEMORY_INIT_MRS
Address
Secondary Address
Additional Address
Page
NBMCIND:0x23
2-241
NBMCIND:0x24
2-241
NBMCIND:0x25
2-241
NBMCIND:0x4
NBMCIND:0x5
NBMCIND:0x17
NBMCIND:0x18
NBMCIND:0x1B
NBMCIND:0x1A
NBMCIND:0x19
NBMCIND:0x16
NBMCIND:0x1C
NBMCIND:0xC
NBMCIND:0x12
NBMCIND:0x6
NBMCIND:0x7
NBMCIND:0x8
NBMCIND:0xB
NBMCIND:0x9
NBMCIND:0xA
NBMCIND:0x0
NBMCIND:0x13
NBMCIND:0x14
NBMCIND:0xD8
NBMCIND:0xD9
NBMCIND:0xE0
NBMCIND:0xE1
NBMCIND:0xE8
NBMCIND:0xE9
NBMCIND:0xC6
NBMCIND:0xC7
NBMCIND:0xB4
NBMCIND:0xC3
NBMCIND:0xC4
NBMCIND:0xB2
NBMCIND:0xD0
NBMCIND:0xA1
NBMCIND:0xC9
NBMCIND:0xA2
2-226
2-226
2-238
2-238
2-239
2-238
2-238
2-237
2-239
2-230
2-232
2-227
2-227
2-228
2-229
2-228
2-229
2-223
2-232
2-235
2-296
2-296
2-297
2-297
2-297
2-297
2-284
2-284
2-271
2-281
2-282
2-270
2-293
2-256
2-286
2-257
NBMCIND:0xCA
2-287
NBMCIND:0xA3
2-258
NBMCIND:0xCB
2-288
NBMCIND:0xA0
2-256
43451 780G Register Reference Guide (Pub) Rev 1.01
A-18
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
MCA_MEMORY_INIT_MRS_PM
MCA_MEMORY_INIT_SEQUENC
E_1
MCA_MEMORY_INIT_SEQUENC
E_2
MCA_MEMORY_INIT_SEQUENC
E_3
MCA_MEMORY_INIT_SEQUENC
E_4
MCA_MEMORY_TYPE
MCA_MX1X2X_DQ
MCA_MX1X2X_DQS
MCA_OCD_CONTROL
MCA_OUT_TIMING
MCA_OUT_TIMING_DQ
MCA_OUT_TIMING_DQ_PM
MCA_OUT_TIMING_DQS
MCA_OUT_TIMING_DQS_PM
MCA_PREBUF_SLEW_N
MCA_PREBUF_SLEW_P
MCA_RECEIVING
MCA_RESERVED_0
MCA_RESERVED_1
MCA_RESERVED_2
MCA_RESERVED_3
MCA_RESERVED_4
MCA_RESERVED_5
MCA_RESERVED_6
MCA_RESERVED_7
MCA_SEQ_CONTROL
MCA_STRENGTH_N
MCA_STRENGTH_P
MCA_STRENGTH_READ_BACK_
N
MCA_STRENGTH_READ_BACK_
P
MCA_STRENGTH_STEP
MCA_TIMING_PARAMETERS_1
MCA_TIMING_PARAMETERS_1_
PM
MCA_TIMING_PARAMETERS_2
MCA_TIMING_PARAMETERS_2_
PM
MCA_TIMING_PARAMETERS_3
MCA_TIMING_PARAMETERS_3_
PM
MCA_TIMING_PARAMETERS_4
© 2009 Advanced Micro Devices, Inc.
Address
NBMCIND:0xC8
Secondary Address
Additional Address
Page
2-285
NBMCIND:0xA4
2-259
NBMCIND:0xA5
2-260
NBMCIND:0xA6
2-261
NBMCIND:0xA7
2-262
NBMCIND:0xAC
NBMCIND:0xD6
NBMCIND:0xD7
NBMCIND:0xC5
NBMCIND:0xB5
NBMCIND:0xB6
NBMCIND:0xD2
NBMCIND:0xB7
NBMCIND:0xD3
NBMCIND:0xC1
NBMCIND:0xC2
NBMCIND:0xB1
NBMCIND:0xF0
NBMCIND:0xF1
NBMCIND:0xF2
NBMCIND:0xF3
NBMCIND:0xF4
NBMCIND:0xF5
NBMCIND:0xF6
NBMCIND:0xF7
NBMCIND:0xB0
NBMCIND:0xB8
NBMCIND:0xB9
2-267
2-295
2-295
2-284
2-273
2-275
2-294
2-275
2-294
2-280
2-281
2-269
2-298
2-298
2-298
2-298
2-298
2-298
2-298
2-299
2-267
2-276
2-276
NBMCIND:0xBB
2-279
NBMCIND:0xBC
2-279
NBMCIND:0xBA
NBMCIND:0xA8
2-277
2-263
NBMCIND:0xCC
2-289
NBMCIND:0xA9
2-264
NBMCIND:0xCD
2-290
NBMCIND:0xAA
2-264
NBMCIND:0xCE
2-290
NBMCIND:0xAB
2-266
43451 780G Register Reference Guide (Pub) Rev 1.01
A-19
Table 2-1 All Registers Sorted by Name (Continued)
Name
MCA_TIMING_PARAMETERS_4_
PM
MCB_LATENCY_COUNT_EVENT
_BIF
MCB_LATENCY_COUNT_EVENT
_SP
MCB_LATENCY_COUNT_EVENT
_UMA
MCD_LATENCY_COUNT_EVENT
_BIF
MCD_LATENCY_COUNT_EVENT
_SP
MCD_LATENCY_COUNT_EVENT
_UMA
MCIF_CONTROL
MIN_GRANT
MM_CFGREGS_CNTL
MM_DATA
MM_INDEX
MSI_CAP_LIST
MSI_MSG_ADDR_HI
MSI_MSG_ADDR_LO
MSI_MSG_CNTL
MSI_MSG_DATA
MSI_MSG_DATA_64
NB_ADAPTER_ID
NB_ADAPTER_ID_W
NB_APIC_P2P_CNTL
NB_APIC_P2P_RANGE_0
NB_APIC_P2P_RANGE_1
NB_BAR1_RCRB
NB_BAR2_PM2
NB_BAR3_PCIEXP_MMCFG
NB_BAR3_UPPER_PCIEXP_MM
CFG
NB_BASE_CODE
NB_BIF_SPARE
NB_BIST
NB_BROADCAST_BASE_HI
NB_BROADCAST_BASE_LO
NB_BROADCAST_CNTL
NB_BUS_NUM_CNTL
NB_CACHE_LINE
NB_CAPABILITIES_PTR
NB_CFG_STAT
NB_CNTL
NB_COMMAND
NB_DEVICE_ID
Address
Secondary Address
Additional Address
Page
NBMCIND:0xCF
2-292
NBMCIND:0x1E
2-240
NBMCIND:0x1D
2-240
NBMCIND:0x1F
2-240
NBMCIND:0x21
2-240
NBMCIND:0x20
2-240
NBMCIND:0x22
2-241
GpuF0MMReg:0x6CB8
AudioPcie:0x3E
GpuF0MMReg:0x544C
GpuF0MMReg:0x4
GpuF0MMReg:0x0
AudioPcie:0xA0
AudioPcie:0xA8
AudioPcie:0xA4
AudioPcie:0xA2
AudioPcie:0xA8
AudioPcie:0xAC
nbconfig:0x2C
nbconfig:0x50
NBMISCIND:0x3D
NBMISCIND:0x3E
NBMISCIND:0x3F
nbconfig:0x14
nbconfig:0x18
nbconfig:0x1C
2-205
2-83
2-100
2-100
2-100
2-91
2-91
2-91
2-91
2-92
2-92
2-6
2-8
2-312
2-313
2-313
2-5
2-5
2-5
GpuF0Pcie:0x3E
GpuF1Pcie:0x3E
GpuIOReg:0x4
GpuIOReg:0x0
GpuF0Pcie:0xA0
GpuF0Pcie:0xA8
GpuF0Pcie:0xA4
GpuF0Pcie:0xA2
GpuF0Pcie:0xA8
GpuF0Pcie:0xAC
GpuF1Pcie:0xA0
GpuF1Pcie:0xA8
GpuF1Pcie:0xA4
GpuF1Pcie:0xA2
GpuF1Pcie:0xA8
GpuF1Pcie:0xAC
nbconfig:0x20
2-6
nbconfig:0xB
NBMISCIND:0x1E
nbconfig:0xF
NBMISCIND:0x3B
NBMISCIND:0x3A
NBMISCIND:0x3C
NBMISCIND:0x11
nbconfig:0xC
nbconfig:0x34
nbconfig:0x88
NBMISCIND:0x0
nbconfig:0x4
nbconfig:0x2
2-3
2-305
2-4
2-312
2-312
2-312
2-304
2-3
2-6
2-30
2-300
2-1
2-1
43451 780G Register Reference Guide (Pub) Rev 1.01
A-20
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
NB_EXSMRAM
NB_FDHC
NB_GC_STRAPS
NB_HEADER
NB_HT_ARB_I
NB_HT_ARB_II
NB_HT_CLK_CNTL_RECEIVER_
COMP_CNTL
NB_HT_CLK_CNTL_RECEIVER_
COMP_CNTL
NB_HT_CLMC_I
NB_HT_CLMC_II
NB_HT_ENUMERATION_SCRAT
CHPAD
NB_HT_ERROR_RETRY_CAPABI
LITY
NB_HT_ERROR_RETRY_CONTR
OL_STATUS
NB_HT_ERROR_RETRY_COUNT
NB_HT_LINK_COMMAND
NB_HT_LINK_CONF_CNTL
NB_HT_LINK_END
NB_HT_LINK_FREQ_CAP_A
NB_HT_LINK_FREQ_CAP_B
NB_HT_MEMORY_BASE_UPPER
NB_HT_TRANS_COMP_CNTL
NB_HT_TRANS_COMP_CNTL
NB_HT3_BIST_CONTROL
NB_HT3_CAPABILITY
NB_HT3_GLOBAL_LINK_TRAIN
NB_HT3_LINK_RECEIVER_CON
F_0
NB_HT3_LINK_RECEIVER_CON
F_1
NB_HT3_LINK_TRAINING_0
NB_HT3_LINK_TRAINING_1
NB_HT3_LINK_TRANSMITTER_C
ONF_0
NB_HT3_LINK_TRANSMITTER_C
ONF_1
NB_HT3_Power_management_Cap
ability
NB_HT3_Power_management_dat
a_port
NB_HT3_RESERVED
NB_HTIU_CFG
NB_HTIU_SPARE
NB_INTERRUPT_PIN
NB_IOC_CFG_CNTL
© 2009 Advanced Micro Devices, Inc.
Address
nbconfig:0x6A
nbconfig:0x68
nbconfig:0x8C
nbconfig:0xE
HTIUNBIND:0x36
HTIUNBIND:0x37
Secondary Address
Additional Address
Page
2-17
2-16
2-30
2-4
2-393
2-393
HTIUNBIND:0x0
2-20
HTIUNBIND:0x0
2-387
HTIUNBIND:0x34
HTIUNBIND:0x35
2-392
2-392
nbconfig:0xD8
2-23
nbconfig:0x40
2-8
nbconfig:0x44
2-9
nbconfig:0x48
nbconfig:0xC4
nbconfig:0xC8
nbconfig:0xCC
nbconfig:0xD0
nbconfig:0xD4
nbconfig:0xDC
HTIUNBIND:0x1
HTIUNBIND:0x1
nbconfig:0xC0
nbconfig:0x9C
nbconfig:0xA0
2-9
2-20
2-21
2-22
2-22
2-22
2-23
2-19
2-388
2-16
2-9
2-10
nbconfig:0xA8
2-12
nbconfig:0xB8
2-15
nbconfig:0xAC
nbconfig:0xBC
2-13
2-15
nbconfig:0xA4
2-11
nbconfig:0xB4
2-14
nbconfig:0xF8
2-4
nbconfig:0xFC
2-4
nbconfig:0xB0
HTIUNBIND:0x32
HTIUNBIND:0x2D
NBMISCIND:0x1F
nbconfig:0x7C
2-14
2-389
2-403
2-306
2-19
43451 780G Register Reference Guide (Pub) Rev 1.01
A-21
Table 2-1 All Registers Sorted by Name (Continued)
Name
NB_IOC_DEBUG
NB_LATENCY
NB_LOWER_TOP_OF_DRAM2
NB_MC_IND_DATA
NB_MC_IND_INDEX
NB_MEM_CH_CNTL0
NB_MEM_CH_CNTL1
NB_MEM_CH_CNTL2
NB_MMIOBASE
NB_MMIOLIMIT
NB_PCI_ARB
NB_PCI_CTRL
Address
NBMISCIND:0x1
nbconfig:0xD
HTIUNBIND:0x30
nbconfig:0x74
nbconfig:0x70
NBMCIND:0xD
NBMCIND:0xE
NBMCIND:0xF
NBMISCIND:0x17
NBMISCIND:0x18
nbconfig:0x84
nbconfig:0x4C
NB_PCIE_ADV_ERR_CAP_CNTL pcieConfigDev[12:2]:0x
168
NB_PCIE_ADV_ERR_RPT_ENH_ pcieConfigDev[12:2]:0x
CAP_LIST
150
pcieConfigDev[12:2]:0x
NB_PCIE_BASE_CLASS
B
pcieConfigDev[12:2]:0x
NB_PCIE_BIST
F
pcieConfigDev[12:2]:0x
NB_PCIE_CACHE_LINE
C
pcieConfigDev[12:2]:0x
NB_PCIE_CAP
5A
pcieConfigDev[12:2]:0x
NB_PCIE_CAP_LIST
58
pcieConfigDev[12:2]:0x
NB_PCIE_CAP_PTR
34
pcieConfigDev[12:2]:0x
NB_PCIE_COMMAND
4
pcieConfigDev[12:2]:0x
NB_PCIE_CORR_ERR_MASK
164
pcieConfigDev[12:2]:0x
NB_PCIE_CORR_ERR_STATUS
160
NB_PCIE_DEV_SERIAL_NUM_D pcieConfigDev[12:2]:0x
W1
144
NB_PCIE_DEV_SERIAL_NUM_D pcieConfigDev[12:2]:0x
W2
148
NB_PCIE_DEV_SERIAL_NUM_E pcieConfigDev[12:2]:0x
NH_CAP_LIST
140
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_CAP
5C
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_CAP2
7C
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_CNTL
60
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_CNTL2
80
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_ID
2
pcieConfigDev[12:2]:0x
NB_PCIE_DEVICE_STATUS
62
43451 780G Register Reference Guide (Pub) Rev 1.01
A-22
Secondary Address
Additional Address
Page
2-300
2-4
2-388
2-32
2-32
2-230
2-231
2-231
2-305
2-305
2-28
2-6
2-54
2-52
2-35
2-36
2-35
2-40
2-40
2-38
2-34
2-54
2-53
2-52
2-52
2-52
2-40
2-45
2-41
2-45
2-33
2-41
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
NB_PCIE_DEVICE_STATUS2
NB_PCIE_ERR_SRC_ID
NB_PCIE_HDR_LOG0
NB_PCIE_HDR_LOG1
NB_PCIE_HDR_LOG2
NB_PCIE_HDR_LOG3
NB_PCIE_HEADER
NB_PCIE_INTERRUPT_LINE
NB_PCIE_INTERRUPT_PIN
NB_PCIE_IO_BASE_LIMIT
NB_PCIE_IO_BASE_LIMIT_HI
NB_PCIE_IRQ_BRIDGE_CNTL
NB_PCIE_LATENCY
NB_PCIE_LINK_CAP
NB_PCIE_LINK_CAP2
NB_PCIE_LINK_CNTL
NB_PCIE_LINK_CNTL2
NB_PCIE_LINK_STATUS
NB_PCIE_LINK_STATUS2
NB_PCIE_MEM_BASE_LIMIT
NB_PCIE_MSI_CAP_LIST
NB_PCIE_MSI_MAP_CAP_LIST
NB_PCIE_MSI_MSG_ADDR_HI
NB_PCIE_MSI_MSG_ADDR_LO
NB_PCIE_MSI_MSG_CNTL
NB_PCIE_MSI_MSG_DATA
© 2009 Advanced Micro Devices, Inc.
Address
pcieConfigDev[12:2]:0x
82
pcieConfigDev[12:2]:0x
184
pcieConfigDev[12:2]:0x
16C
pcieConfigDev[12:2]:0x
170
pcieConfigDev[12:2]:0x
174
pcieConfigDev[12:2]:0x
178
pcieConfigDev[12:2]:0x
E
pcieConfigDev[12:2]:0x
3C
pcieConfigDev[12:2]:0x
3D
pcieConfigDev[12:2]:0x
1C
pcieConfigDev[12:2]:0x
30
pcieConfigDev[12:2]:0x
3E
pcieConfigDev[12:2]:0x
D
pcieConfigDev[12:2]:0x
64
pcieConfigDev[12:2]:0x
84
pcieConfigDev[12:2]:0x
68
pcieConfigDev[12:2]:0x
88
pcieConfigDev[12:2]:0x
6A
pcieConfigDev[12:2]:0x
8A
pcieConfigDev[12:2]:0x
20
pcieConfigDev[12:2]:0x
A0
pcieConfigDev[12:2]:0x
B8
pcieConfigDev[12:2]:0x
A8
pcieConfigDev[12:2]:0x
A4
pcieConfigDev[12:2]:0x
A2
pcieConfigDev[12:2]:0x
A8
Secondary Address
Additional Address
Page
2-45
2-55
2-54
2-54
2-54
2-55
2-36
2-39
2-39
2-36
2-38
2-38
2-36
2-42
2-45
2-42
2-45
2-43
2-46
2-37
2-46
2-48
2-47
2-47
2-47
2-48
43451 780G Register Reference Guide (Pub) Rev 1.01
A-23
Table 2-1 All Registers Sorted by Name (Continued)
Name
Address
pcieConfigDev[12:2]:0x
NB_PCIE_MSI_MSG_DATA_64
AC
pcieConfigDev[12:2]:0x
NB_PCIE_PMI_CAP
52
pcieConfigDev[12:2]:0x
NB_PCIE_PMI_CAP_LIST
50
pcieConfigDev[12:2]:0x
NB_PCIE_PMI_STATUS_CNTL
54
pcieConfigDev[12:2]:0x
NB_PCIE_PORT_VC_CAP_REG1
114
pcieConfigDev[12:2]:0x
NB_PCIE_PORT_VC_CAP_REG2
118
pcieConfigDev[12:2]:0x
NB_PCIE_PORT_VC_CNTL
11C
pcieConfigDev[12:2]:0x
NB_PCIE_PORT_VC_STATUS
11E
pcieConfigDev[12:2]:0x
NB_PCIE_PREF_BASE_LIMIT
24
pcieConfigDev[12:2]:0x
NB_PCIE_PREF_BASE_UPPER
28
pcieConfigDev[12:2]:0x
NB_PCIE_PREF_LIMIT_UPPER
2C
pcieConfigDev[12:2]:0x
NB_PCIE_PROG_INTERFACE
9
pcieConfigDev[12:2]:0x
NB_PCIE_REVISION_ID
8
pcieConfigDev[12:2]:0x
NB_PCIE_ROOT_CAP
76
pcieConfigDev[12:2]:0x
NB_PCIE_ROOT_CNTL
74
pcieConfigDev[12:2]:0x
NB_PCIE_ROOT_ERR_CMD
17C
pcieConfigDev[12:2]:0x
NB_PCIE_ROOT_ERR_STATUS
180
pcieConfigDev[12:2]:0x
NB_PCIE_ROOT_STATUS
78
pcieConfigDev[12:2]:0x
NB_PCIE_SECONDARY_STATUS
1E
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_CAP
6C
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_CAP2
8C
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_CNTL
70
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_CNTL2
90
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_STATUS
72
pcieConfigDev[12:2]:0x
NB_PCIE_SLOT_STATUS2
92
pcieConfigDev[12:2]:0x
NB_PCIE_SSID_CAP_LIST
B0
pcieConfigDev[12:2]:0x
NB_PCIE_SSID_ID
B4
43451 780G Register Reference Guide (Pub) Rev 1.01
A-24
Secondary Address
Additional Address
Page
2-47
2-39
2-39
2-40
2-49
2-50
2-50
2-50
2-37
2-38
2-38
2-35
2-35
2-44
2-44
2-55
2-55
2-44
2-37
2-43
2-46
2-43
2-46
2-44
2-46
2-48
2-48
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
NB_PCIE_STATUS
NB_PCIE_SUB_BUS_NUMBER_L
ATENCY
NB_PCIE_SUB_CLASS
NB_PCIE_UNCORR_ERR_MASK
NB_PCIE_UNCORR_ERR_SEVER
ITY
NB_PCIE_UNCORR_ERR_STATU
S
NB_PCIE_VC_ENH_CAP_LIST
NB_PCIE_VC0_RESOURCE_CAP
NB_PCIE_VC0_RESOURCE_CNT
L
NB_PCIE_VC0_RESOURCE_STA
TUS
NB_PCIE_VC1_RESOURCE_CAP
NB_PCIE_VC1_RESOURCE_CNT
L
NB_PCIE_VC1_RESOURCE_STA
TUS
NB_PCIE_VENDOR_ID
NB_PCIE_VENDOR_SPECIFIC_E
NH_CAP_LIST
NB_PCIE_VENDOR_SPECIFIC_
HDR
NB_PCIE_VENDOR_SPECIFIC1
NB_PCIE_VENDOR_SPECIFIC2
NB_PERF_CNT_CTRL
NB_PMCR
NB_PROG_DEVICE_REMAP_0
NB_PROG_DEVICE_REMAP_1
NB_REGPROG_INF
NB_REVISION_ID
NB_SMRAM
NB_SPARE1
NB_STATUS
NB_STRAP_READ_BACK
NB_STRAPS_READBACK_DATA
NB_STRAPS_READBACK_MUX
NB_SUB_CLASS
NB_TOM_PCI
NB_TOP_OF_DRAM_SLOT1
© 2009 Advanced Micro Devices, Inc.
Address
pcieConfigDev[12:2]:0x
6
pcieConfigDev[12:2]:0x
18
pcieConfigDev[12:2]:0x
A
pcieConfigDev[12:2]:0x
158
pcieConfigDev[12:2]:0x
15C
pcieConfigDev[12:2]:0x
154
pcieConfigDev[12:2]:0x
110
pcieConfigDev[12:2]:0x
120
pcieConfigDev[12:2]:0x
124
pcieConfigDev[12:2]:0x
12A
pcieConfigDev[12:2]:0x
12C
pcieConfigDev[12:2]:0x
130
pcieConfigDev[12:2]:0x
136
pcieConfigDev[12:2]:0x
0
pcieConfigDev[12:2]:0x
100
pcieConfigDev[12:2]:0x
104
pcieConfigDev[12:2]:0x
108
pcieConfigDev[12:2]:0x
10C
nbconfig:0xF4
nbconfig:0x6B
NBMISCIND:0x20
NBMISCIND:0x21
nbconfig:0x9
nbconfig:0x8
nbconfig:0x69
NBMISCIND:0x2
nbconfig:0x6
nbconfig:0x6C
NBMISCIND:0x4
NBMISCIND:0x3
nbconfig:0xA
NBMISCIND:0x16
nbconfig:0x90
Secondary Address
Additional Address
Page
2-34
2-36
2-35
2-53
2-53
2-52
2-49
2-50
2-50
2-51
2-51
2-51
2-51
2-33
2-48
2-49
2-49
2-49
2-31
2-18
2-306
2-306
2-3
2-3
2-17
2-300
2-2
2-18
2-301
2-300
2-3
2-305
2-31
43451 780G Register Reference Guide (Pub) Rev 1.01
A-25
Table 2-1 All Registers Sorted by Name (Continued)
Name
NB_UNITID_CLUMPING_CAPAB
ILITY
NB_UNITID_CLUMPING_ENABL
E
NB_UNITID_CLUMPING_SUPPO
RT
NB_UPPER_TOP_OF_DRAM2
NB_VENDOR_ID
NBCLK_IO_CONTROL
OSC_CONTROL
PCIE_ADV_ERR_CAP_CNTL
PCIE_ADV_ERR_RPT_ENH_CAP
_LIST
PCIE_B_P90_CNTL
PCIE_BUS_CNTL
PCIE_CAC_DEVICE_CORRELAT
ION
PCIE_CAC_ENH_CAP_LIST
PCIE_CAP
PCIE_CAP_LIST
PCIE_CFG_CNTL
PCIE_CI_CNTL
PCIE_CI_MST_C_RTR_TIMEOUT
_CNTL
PCIE_CI_MST_R_RTR_TIMEOUT
_CNTL
PCIE_CI_SLV_R_RTR_TIMEOUT
_CNTL
PCIE_CNTL
PCIE_CNTL2
PCIE_CONFIG_CNTL
PCIE_CORE_ARB
PCIE_CORR_ERR_MASK
PCIE_CORR_ERR_STATUS
PCIE_DEBUG_CNTL
PCIE_DEV_SERIAL_NUM_DW1
PCIE_DEV_SERIAL_NUM_DW2
PCIE_DEV_SERIAL_NUM_ENH_
CAP_LIST
PCIE_ERR_CNTL
PCIE_FC_CPL
PCIE_FC_NP
PCIE_FC_P
PCIE_GFX_P2P_ARBITRER_CO
NTROL
PCIE_GFX_P2P_CONTROL
PCIE_HDR_LOG0
PCIE_HDR_LOG1
PCIE_HDR_LOG2
Address
Secondary Address
Additional Address
Page
nbconfig:0x54
2-8
nbconfig:0x5C
2-8
nbconfig:0x58
2-8
HTIUNBIND:0x31
nbconfig:0x0
clkconfig:0xBC
clkconfig:0x40
AudioPcie:0x168
GpuF0Pcie:0x168
GpuF1Pcie:0x168
2-388
2-1
2-71
2-64
2-97
AudioPcie:0x150
GpuF0Pcie:0x150
GpuF1Pcie:0x150
2-96
PCIEIND:0xC3
PCIEIND:0x21
2-349
2-331
AudioPcie:0x194
GpuF0Pcie:0x194
GpuF1Pcie:0x194
2-98
AudioPcie:0x190
AudioPcie:0x5A
AudioPcie:0x58
PCIEIND:0x3C
PCIEIND:0x20
GpuF0Pcie:0x190
GpuF0Pcie:0x5A
GpuF0Pcie:0x58
GpuF1Pcie:0x190
GpuF1Pcie:0x5A
GpuF1Pcie:0x58
2-98
2-85
2-84
2-335
2-331
PCIEIND:0x16
2-329
PCIEIND:0x15
2-329
PCIEIND:0x14
2-329
PCIEIND:0x10
PCIEIND:0x1C
PCIEIND:0x11
NBMISCIND:0x12
AudioPcie:0x164
AudioPcie:0x160
PCIEIND:0x12
AudioPcie:0x144
AudioPcie:0x148
AudioPcie:0x140
GpuF0Pcie:0x164
GpuF0Pcie:0x160
GpuF1Pcie:0x164
GpuF1Pcie:0x160
GpuF0Pcie:0x144
GpuF0Pcie:0x148
GpuF1Pcie:0x144
GpuF1Pcie:0x148
2-327
2-330
2-327
2-305
2-97
2-97
2-328
2-95
2-95
GpuF0Pcie:0x140
GpuF1Pcie:0x140
2-95
PCIEIND_P:0x6A
PCIEIND_P:0x62
PCIEIND_P:0x61
PCIEIND_P:0x60
2-362
2-362
2-361
2-361
NBMISCIND:0x49
2-324
NBMISCIND:0x48
AudioPcie:0x16C
AudioPcie:0x170
AudioPcie:0x174
43451 780G Register Reference Guide (Pub) Rev 1.01
A-26
GpuF0Pcie:0x16C
GpuF0Pcie:0x170
GpuF0Pcie:0x174
GpuF1Pcie:0x16C
GpuF1Pcie:0x170
GpuF1Pcie:0x174
2-324
2-98
2-98
2-98
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
PCIE_HDR_LOG3
PCIE_HW_DEBUG
PCIE_I2C_DEBUG_BUS
PCIE_I2C_REG_ADDR_EXPAND
PCIE_I2C_REG_DATA
PCIE_LC_BW_CHANGE_CNTL
PCIE_LC_CDR_CNTL
PCIE_LC_CNTL
PCIE_LC_CNTL2
PCIE_LC_CNTL3
PCIE_LC_LANE_CNTL
PCIE_LC_LINK_WIDTH_CNTL
PCIE_LC_N_FTS_CNTL
PCIE_LC_SPEED_CNTL
PCIE_LC_STATE0
PCIE_LC_STATE1
PCIE_LC_STATE10
PCIE_LC_STATE11
PCIE_LC_STATE2
PCIE_LC_STATE3
PCIE_LC_STATE4
PCIE_LC_STATE5
PCIE_LC_STATE6
PCIE_LC_STATE7
PCIE_LC_STATE8
PCIE_LC_STATE9
PCIE_LC_STATUS1
PCIE_LC_STATUS2
PCIE_LC_TRAINING_CNTL
PCIE_LINK_CFG
PCIE_NBCFG_REG10
PCIE_NBCFG_REG11
PCIE_NBCFG_REG12
PCIE_NBCFG_REG13
PCIE_NBCFG_REG14
PCIE_NBCFG_REG15
PCIE_NBCFG_REG16
PCIE_NBCFG_REG17
PCIE_NBCFG_REG2
PCIE_NBCFG_REG3
PCIE_NBCFG_REG4
PCIE_NBCFG_REG5
PCIE_NBCFG_REG6
PCIE_NBCFG_REG7
PCIE_NBCFG_REG8
© 2009 Advanced Micro Devices, Inc.
Address
AudioPcie:0x178
PCIEIND:0x2
PCIEIND:0x39
PCIEIND:0x3A
PCIEIND:0x3B
PCIEIND_P:0xB2
PCIEIND_P:0xB3
PCIEIND_P:0xA0
PCIEIND_P:0xB1
PCIEIND_P:0xB5
PCIEIND_P:0xB4
PCIEIND_P:0xA2
PCIEIND_P:0xA3
PCIEIND_P:0xA4
PCIEIND_P:0xA5
PCIEIND_P:0xA6
PCIEIND:0x26
PCIEIND:0x27
PCIEIND_P:0xA7
PCIEIND_P:0xA8
PCIEIND_P:0xA9
PCIEIND_P:0xAA
PCIEIND:0x22
PCIEIND:0x23
PCIEIND:0x24
PCIEIND:0x25
PCIEIND:0x28
PCIEIND:0x29
PCIEIND_P:0xA1
NBMISCIND:0x8
NBMISCIND:0x28
NBMISCIND:0x29
NBMISCIND:0x2A
NBMISCIND:0x2B
NBMISCIND:0x2C
NBMISCIND:0x2D
NBMISCIND:0x2E
NBMISCIND:0x2F
NBMISCIND:0x32
NBMISCIND:0x33
NBMISCIND:0x34
NBMISCIND:0x35
NBMISCIND:0x36
NBMISCIND:0x37
NBMISCIND:0x38
Secondary Address
GpuF0Pcie:0x178
Additional Address
GpuF1Pcie:0x178
Page
2-98
2-326
2-335
2-335
2-335
2-367
2-372
2-364
2-365
2-366
2-372
2-369
2-369
2-370
2-372
2-372
2-332
2-333
2-372
2-373
2-373
2-373
2-332
2-332
2-332
2-332
2-333
2-333
2-367
2-302
2-309
2-309
2-310
2-310
2-310
2-311
2-311
2-310
2-307
2-307
2-307
2-307
2-307
2-307
2-307
43451 780G Register Reference Guide (Pub) Rev 1.01
A-27
Table 2-1 All Registers Sorted by Name (Continued)
Name
PCIE_NBCFG_REG9
PCIE_NBCFG_REGA
PCIE_NBCFG_REGB
PCIE_NBCFG_REGC
PCIE_NBCFG_REGD
PCIE_NBCFG_REGE
PCIE_NBCFG_REGF
PCIE_P_BUF_STATUS
PCIE_P_CNTL
PCIE_P_DECODE_ERR_CNT_0
PCIE_P_DECODE_ERR_CNT_1
PCIE_P_DECODE_ERR_CNT_10
PCIE_P_DECODE_ERR_CNT_11
PCIE_P_DECODE_ERR_CNT_12
PCIE_P_DECODE_ERR_CNT_13
PCIE_P_DECODE_ERR_CNT_14
PCIE_P_DECODE_ERR_CNT_15
PCIE_P_DECODE_ERR_CNT_2
PCIE_P_DECODE_ERR_CNT_3
PCIE_P_DECODE_ERR_CNT_4
PCIE_P_DECODE_ERR_CNT_5
PCIE_P_DECODE_ERR_CNT_6
PCIE_P_DECODE_ERR_CNT_7
PCIE_P_DECODE_ERR_CNT_8
PCIE_P_DECODE_ERR_CNT_9
PCIE_P_DECODE_ERR_CNTL
PCIE_P_DECODER_STATUS
PCIE_P_IMP_CNTL_STRENGTH
PCIE_P_IMP_CNTL_UPDATE
PCIE_P_MISC_DEBUG_STATUS
PCIE_P_PAD_FORCE_DIS
PCIE_P_PAD_FORCE_EN
PCIE_P_PAD_MISC_CNTL
PCIE_P_PLL_CNTL
PCIE_P_PORT_LANE_STATUS
PCIE_P_RCVR_DEBUG_CNTL
PCIE_P_RXP_ERR_RETRAIN_CT
L
PCIE_P_STR_CNTL_UPDATE
PCIE_P_SYMSYNC_CTL
PCIE_P90_BRX_PRBS10_ER
PCIE_P90RX_PRBS10_CNTL
PCIE_PDNB_CNTL
PCIE_PERF_LATENCY_CNTL
PCIE_PERF_LATENCY_COUNTE
R0
Address
NBMISCIND:0x39
NBMISCIND:0x22
NBMISCIND:0x23
NBMISCIND:0x24
NBMISCIND:0x25
NBMISCIND:0x26
NBMISCIND:0x27
PCIEIND:0x41
PCIEIND:0x40
PCIEIND:0xF0
PCIEIND:0xF1
PCIEIND:0xFA
PCIEIND:0xFB
PCIEIND:0xFC
PCIEIND:0xFD
PCIEIND:0xFE
PCIEIND:0xFF
PCIEIND:0xF2
PCIEIND:0xF3
PCIEIND:0xF4
PCIEIND:0xF5
PCIEIND:0xF6
PCIEIND:0xF7
PCIEIND:0xF8
PCIEIND:0xF9
PCIEIND:0xEF
PCIEIND:0x42
PCIEIND:0x60
PCIEIND:0x61
PCIEIND:0x43
PCIEIND:0x65
PCIEIND:0x64
PCIEIND:0x63
PCIEIND:0x44
PCIEIND_P:0x50
PCIEIND:0x45
Secondary Address
Additional Address
Page
2-308
2-308
2-308
2-308
2-308
2-308
2-308
2-337
2-336
2-354
2-354
2-355
2-356
2-356
2-356
2-356
2-356
2-354
2-354
2-354
2-355
2-355
2-355
2-355
2-355
2-354
2-338
2-344
2-344
2-339
2-345
2-345
2-345
2-341
2-361
2-341
PCIEIND:0x47
2-343
PCIEIND:0x62
PCIEIND:0x46
PCIEIND:0xC7
PCIEIND:0xC6
NBMISCIND:0x7
PCIEIND:0x70
2-344
2-343
2-350
2-350
2-301
2-346
PCIEIND:0x77
2-347
43451 780G Register Reference Guide (Pub) Rev 1.01
A-28
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
PCIE_PERF_LATENCY_COUNTE
R1
PCIE_PERF_LATENCY_MAX
PCIE_PERF_LATENCY_REQ_ID
PCIE_PERF_LATENCY_TAG
PCIE_PERF_LATENCY_THRESH
OLD
PCIE_PERF_LATENCY_TIMER_
HI
PCIE_PERF_LATENCY_TIMER_L
O
PCIE_PERF_MAS_ACC_END_LO
PCIE_PERF_MAS_ACC_START_
END_HI
PCIE_PERF_MAS_ACC_START_L
O
PCIE_PERF_SLV_ACC_HI
PCIE_PERF_SLV_ACC_LO
PCIE_PI_RCVL0S_FTS_DET
PCIE_PORT_DATA
PCIE_PORT_INDEX
PCIE_PORT_VC_CAP_REG1
PCIE_PORT_VC_CAP_REG2
PCIE_PORT_VC_CNTL
PCIE_PORT_VC_STATUS
PCIE_PRBS_CLR
PCIE_PRBS_ERRCNT_0
PCIE_PRBS_ERRCNT_1
PCIE_PRBS_ERRCNT_10
PCIE_PRBS_ERRCNT_11
PCIE_PRBS_ERRCNT_12
PCIE_PRBS_ERRCNT_13
PCIE_PRBS_ERRCNT_14
PCIE_PRBS_ERRCNT_15
PCIE_PRBS_ERRCNT_2
PCIE_PRBS_ERRCNT_3
PCIE_PRBS_ERRCNT_4
PCIE_PRBS_ERRCNT_5
PCIE_PRBS_ERRCNT_6
PCIE_PRBS_ERRCNT_7
PCIE_PRBS_ERRCNT_8
PCIE_PRBS_ERRCNT_9
PCIE_PRBS_FREERUN
PCIE_PRBS_HI_BITCNT
PCIE_PRBS_LO_BITCNT
PCIE_PRBS_MISC
© 2009 Advanced Micro Devices, Inc.
Address
Secondary Address
Additional Address
Page
PCIEIND:0x78
2-347
PCIEIND:0x74
PCIEIND:0x71
PCIEIND:0x72
2-347
2-346
2-347
PCIEIND:0x73
2-347
PCIEIND:0x76
2-347
PCIEIND:0x75
2-347
PCIEIND:0xA1
2-348
PCIEIND:0xA2
2-348
PCIEIND:0xA0
2-348
PCIEIND:0xA4
PCIEIND:0xA3
PCIEIND:0x50
pcieConfigDev[12:2]:0x
E4
pcieConfigDev[12:2]:0x
E0
AudioPcie:0x114
AudioPcie:0x118
AudioPcie:0x11C
AudioPcie:0x11E
PCIEIND:0xC8
PCIEIND:0xD0
PCIEIND:0xD1
PCIEIND:0xDA
PCIEIND:0xDB
PCIEIND:0xDC
PCIEIND:0xDD
PCIEIND:0xDE
PCIEIND:0xDF
PCIEIND:0xD2
PCIEIND:0xD3
PCIEIND:0xD4
PCIEIND:0xD5
PCIEIND:0xD6
PCIEIND:0xD7
PCIEIND:0xD8
PCIEIND:0xD9
PCIEIND:0xCB
PCIEIND:0xCF
PCIEIND:0xCE
PCIEIND:0xCC
2-348
2-348
2-343
2-33
2-33
GpuF0Pcie:0x114
GpuF0Pcie:0x118
GpuF0Pcie:0x11C
GpuF0Pcie:0x11E
GpuF1Pcie:0x114
GpuF1Pcie:0x118
GpuF1Pcie:0x11C
GpuF1Pcie:0x11E
2-93
2-93
2-93
2-93
2-350
2-351
2-352
2-353
2-353
2-353
2-353
2-353
2-354
2-352
2-352
2-352
2-352
2-352
2-352
2-353
2-353
2-350
2-351
2-351
2-351
43451 780G Register Reference Guide (Pub) Rev 1.01
A-29
Table 2-1 All Registers Sorted by Name (Continued)
Name
PCIE_PRBS_STATUS1
PCIE_PRBS_STATUS2
PCIE_PRBS_USER_PATTERN
PCIE_REG_R_RTR_TIMEOUT_C
NTL
PCIE_RESERVED
PCIE_RTR_CPL_TIMEOUT_STAT
US
PCIE_RX_CNTL
PCIE_RX_CREDITS_ALLOCATE
D_CPL
PCIE_RX_CREDITS_ALLOCATE
D_NP
PCIE_RX_CREDITS_ALLOCATE
D_P
PCIE_RX_CREDITS_RECEIVED_
CPL
PCIE_RX_CREDITS_RECEIVED_
NP
PCIE_RX_CREDITS_RECEIVED_
P
PCIE_RX_LAST_TLP0
PCIE_RX_LAST_TLP1
PCIE_RX_LAST_TLP2
PCIE_RX_LAST_TLP3
PCIE_RX_LASTACK_SEQNUM
PCIE_RX_NUM_NACK
PCIE_RX_NUM_NACK_GENERA
TED
PCIE_RX_VENDOR_SPECIFIC
PCIE_SCRATCH
PCIE_STRAP_I2C_BD
PCIE_STRAP_MISC
PCIE_STRAP_MISC2
PCIE_STRAP_PI
PCIE_TX_ACK_LATENCY_LIMIT
PCIE_TX_CNTL
PCIE_TX_CREDITS_ADVT_CPL
PCIE_TX_CREDITS_ADVT_NP
PCIE_TX_CREDITS_ADVT_P
PCIE_TX_CREDITS_INIT_CPL
PCIE_TX_CREDITS_INIT_NP
PCIE_TX_CREDITS_INIT_P
PCIE_TX_CREDITS_STATUS
PCIE_TX_LAST_TLP0
PCIE_TX_LAST_TLP1
PCIE_TX_LAST_TLP2
PCIE_TX_LAST_TLP3
PCIE_TX_REPLAY
Address
PCIEIND:0xC9
PCIEIND:0xCA
PCIEIND:0xCD
Secondary Address
Additional Address
Page
2-350
2-350
2-351
PCIEIND:0x17
2-329
PCIEIND:0x0
2-326
PCIEIND:0x13
2-328
PCIEIND_P:0x70
2-362
PCIEIND_P:0x82
2-363
PCIEIND_P:0x81
2-363
PCIEIND_P:0x80
2-363
PCIEIND_P:0x85
2-364
PCIEIND_P:0x84
2-364
PCIEIND_P:0x83
2-363
PCIEIND:0x31
PCIEIND:0x32
PCIEIND:0x33
PCIEIND:0x34
PCIEIND_P:0x71
PCIEIND:0xE
2-333
2-334
2-334
2-334
2-363
2-326
PCIEIND:0xF
2-326
PCIEIND_P:0x72
PCIEIND:0x1
PCIEIND:0xC4
PCIEIND:0xC0
PCIEIND:0xC1
PCIEIND:0xC2
PCIEIND_P:0x26
PCIEIND_P:0x20
PCIEIND_P:0x32
PCIEIND_P:0x31
PCIEIND_P:0x30
PCIEIND_P:0x35
PCIEIND_P:0x34
PCIEIND_P:0x33
PCIEIND_P:0x36
PCIEIND:0x35
PCIEIND:0x36
PCIEIND:0x37
PCIEIND:0x38
PCIEIND_P:0x25
2-363
2-326
2-349
2-348
2-349
2-349
2-359
2-358
2-360
2-360
2-360
2-360
2-360
2-360
2-361
2-334
2-334
2-334
2-334
2-359
43451 780G Register Reference Guide (Pub) Rev 1.01
A-30
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
PCIE_TX_REQUEST_NUM_CNTL
PCIE_TX_REQUESTER_ID
PCIE_TX_SEQ
PCIE_TX_SLVCPL_NS_TIMEOUT
_CNTL
PCIE_TX_SLVCPL_TIMEOUT_C
NTL
PCIE_TX_VENDOR_SPECIFIC
PCIE_UNCORR_ERR_MASK
PCIE_UNCORR_ERR_SEVERITY
PCIE_UNCORR_ERR_STATUS
PCIE_VC_ENH_CAP_LIST
PCIE_VC0_RESOURCE_CAP
PCIE_VC0_RESOURCE_CNTL
PCIE_VC0_RESOURCE_STATUS
PCIE_VC1_RESOURCE_CAP
PCIE_VC1_RESOURCE_CNTL
PCIE_VC1_RESOURCE_STATUS
PCIE_VENDOR_SPECIFIC_ENH
_CAP_LIST
PCIE_VENDOR_SPECIFIC_HDR
PCIE_VENDOR_SPECIFIC1
PCIE_VENDOR_SPECIFIC2
PCIE_WPR_CNTL
PCIEP_HW_DEBUG
PCIEP_PORT_CNTL
PCIEP_RESERVED
PCIEP_SCRATCH
PCIEP_STRAP_LC
PCIEP_STRAP_MISC
PLL_VOLTAGE_REG_CNTL
PMI_CAP
PMI_CAP
PMI_CAP_LIST
PMI_CAP_LIST
PMI_STATUS_CNTL
PMI_STATUS_CNTL
PROG_INTERFACE
Receiver_Control_0
Receiver_Control_1
Receiver_Control_2
Receiver_Control_3
Receiver_Control_4
REVISION_ID
ROM_BASE_ADDR
SCRATCH_4
© 2009 Advanced Micro Devices, Inc.
Address
PCIEIND_P:0x23
PCIEIND_P:0x21
PCIEIND_P:0x24
Secondary Address
Additional Address
Page
2-359
2-358
2-359
PCIEIND:0x19
2-330
PCIEIND:0x18
2-330
PCIEIND_P:0x22
AudioPcie:0x158
AudioPcie:0x15C
AudioPcie:0x154
AudioPcie:0x110
AudioPcie:0x120
AudioPcie:0x124
AudioPcie:0x12A
AudioPcie:0x12C
AudioPcie:0x130
AudioPcie:0x136
GpuF0Pcie:0x158
GpuF0Pcie:0x15C
GpuF0Pcie:0x154
GpuF0Pcie:0x110
GpuF0Pcie:0x120
GpuF0Pcie:0x124
GpuF0Pcie:0x12A
GpuF0Pcie:0x12C
GpuF0Pcie:0x130
GpuF0Pcie:0x136
GpuF1Pcie:0x158
GpuF1Pcie:0x15C
GpuF1Pcie:0x154
GpuF1Pcie:0x110
GpuF1Pcie:0x120
GpuF1Pcie:0x124
GpuF1Pcie:0x12A
GpuF1Pcie:0x12C
GpuF1Pcie:0x130
GpuF1Pcie:0x136
2-359
2-96
2-97
2-96
2-93
2-94
2-94
2-94
2-94
2-95
2-95
AudioPcie:0x100
GpuF0Pcie:0x100
GpuF1Pcie:0x100
2-92
AudioPcie:0x104
AudioPcie:0x108
AudioPcie:0x10C
PCIEIND:0x30
PCIEIND_P:0x2
PCIEIND_P:0x10
PCIEIND_P:0x0
PCIEIND_P:0x1
PCIEIND_P:0xC0
PCIEIND_P:0xC1
clkconfig:0x6C
AudioPcie:0x52
AudioPcie:0x52
AudioPcie:0x50
AudioPcie:0x50
AudioPcie:0x54
AudioPcie:0x54
AudioPcie:0x9
HTIUNBIND:0x1D
HTIUNBIND:0x1E
HTIUNBIND:0x1F
HTIUNBIND:0x20
HTIUNBIND:0x33
AudioPcie:0x8
AudioPcie:0x30
NBMISCIND:0x74
GpuF0Pcie:0x104
GpuF0Pcie:0x108
GpuF0Pcie:0x10C
GpuF1Pcie:0x104
GpuF1Pcie:0x108
GpuF1Pcie:0x10C
GpuF0Pcie:0x52
GpuF0Pcie:0x52
GpuF0Pcie:0x50
GpuF0Pcie:0x50
GpuF0Pcie:0x54
GpuF0Pcie:0x54
GpuF0Pcie:0x9
GpuF1Pcie:0x52
GpuF1Pcie:0x52
GpuF1Pcie:0x50
GpuF1Pcie:0x50
GpuF1Pcie:0x54
GpuF1Pcie:0x54
GpuF1Pcie:0x9
GpuF0Pcie:0x8
GpuF0Pcie:0x30
GpuF1Pcie:0x8
GpuF1Pcie:0x30
2-92
2-92
2-92
2-333
2-357
2-357
2-356
2-356
2-373
2-374
2-66
2-84
2-99
2-83
2-99
2-84
2-99
2-80
2-384
2-385
2-385
2-385
2-392
2-80
2-82
2-323
43451 780G Register Reference Guide (Pub) Rev 1.01
A-31
Table 2-1 All Registers Sorted by Name (Continued)
Name
SCRATCH_5
SCRATCH_6
SCRATCH_7
SCRATCH_8
SCRATCH_9
SCRATCH_CLKCFG
SCRATCH_NBCFG
SD1_CHROMA_MOD_CNTL
SD1_CHROMA_OFFSET
SD1_COL_SC_DENOMIN
SD1_COL_SC_INC
SD1_COL_SC_INC_CORR
SD1_COL_SC_PHASE_CNTL
SD1_CRC_CNTL
SD1_CRTC_HV_START
SD1_CRTC_TV_FRAMESTART_C
NTL
SD1_FORCE_DAC_DATA
SD1_LUMA_BLANK_SETUP_LEV
ELS
SD1_LUMA_COMB_FILT_CNTL1
SD1_LUMA_COMB_FILT_CNTL2
SD1_LUMA_COMB_FILT_CNTL3
SD1_LUMA_COMB_FILT_CNTL4
SD1_LUMA_FILT_CNTL
SD1_LUMA_OFFSET_LIMIT
SD1_LUMA_SYNC_TIP_LEVELS
SD1_MAIN_CNTL2
SD1_RGB_OR_PBPR_BLANK_LE
VEL
SD1_SCM_COL_SC_DENOMIN
SD1_SCM_COL_SC_INC
SD1_SCM_COL_SC_INC_CORR
SD1_SCM_DB_DR_SCALE_FACT
ORS
SD1_SCM_MAX_DTO_SWING
SD1_SCM_MIN_DTO_SWING
SD1_SCM_MOD_CNTL
SD1_SDTV0_DEBUG
SD1_U_AND_V_GAIN_SETTINGS
SD1_U_V_BREAK_POINT_SETTI
NGS
SD1_UPSAMPLE_MODE
SD1_VIDEO_PORT_SIG
SD1_VIDOUT_MUX_CNTL
SD1_Y_AND_PASSTHRU_GAIN_S
ETTINGS
SD1_Y_BREAK_POINT_SETTING
Address
NBMISCIND:0x75
NBMISCIND:0x76
NBMISCIND:0x77
NBMISCIND:0x78
NBMISCIND:0x79
clkconfig:0x84
nbconfig:0x78
GpuF0MMReg:0x5EF0
GpuF0MMReg:0x5F90
GpuF0MMReg:0x5EF4
GpuF0MMReg:0x5EF8
GpuF0MMReg:0x5EFC
GpuF0MMReg:0x5FD4
GpuF0MMReg:0x5F1C
GpuF0MMReg:0x5F98
Secondary Address
Additional Address
Page
2-323
2-323
2-323
2-323
2-323
2-68
2-18
2-213
2-217
2-213
2-213
2-214
2-217
2-216
2-217
GpuF0MMReg:0x5F9C
2-217
GpuF0MMReg:0x5ECC
2-212
GpuF0MMReg:0x5EA8
2-207
GpuF0MMReg:0x5EB8
GpuF0MMReg:0x5EBC
GpuF0MMReg:0x5EC0
GpuF0MMReg:0x5EC4
GpuF0MMReg:0x5EB4
GpuF0MMReg:0x5F8C
GpuF0MMReg:0x5EB0
GpuF0MMReg:0x5E00
2-210
2-210
2-210
2-210
2-208
2-217
2-208
2-206
GpuF0MMReg:0x5EAC
2-208
GpuF0MMReg:0x5F00
GpuF0MMReg:0x5F04
GpuF0MMReg:0x5F08
2-214
2-214
2-214
GpuF0MMReg:0x5F10
2-215
GpuF0MMReg:0x5F18
GpuF0MMReg:0x5F14
GpuF0MMReg:0x5F0C
GpuF0MMReg:0x5F28
GpuF0MMReg:0x5EA4
2-216
2-215
2-215
2-216
2-207
GpuF0MMReg:0x5E9C
2-206
GpuF0MMReg:0x5F94
GpuF0MMReg:0x5F20
GpuF0MMReg:0x5EC8
2-217
2-216
2-211
GpuF0MMReg:0x5EA0
2-207
GpuF0MMReg:0x5E98
2-206
43451 780G Register Reference Guide (Pub) Rev 1.01
A-32
© 2009 Advanced Micro Devices, Inc.
Table 2-1 All Registers Sorted by Name (Continued)
Name
SEQ00
SEQ01
SEQ02
SEQ03
SEQ04
SEQ8_DATA
SEQ8_IDX
STATUS
StrapsOutputMux_0
StrapsOutputMux_1
StrapsOutputMux_2
StrapsOutputMux_3
StrapsOutputMux_4
StrapsOutputMux_5
StrapsOutputMux_6
StrapsOutputMux_7
StrapsOutputMux_8
StrapsOutputMux_9
StrapsOutputMux_A
StrapsOutputMux_B
StrapsOutputMux_C
StrapsOutputMux_D
StrapsOutputMux_E
StrapsOutputMux_F
SUB_CLASS
Transmiter_Control_0
Transmiter_Control_1
Transmiter_Control_2
TX_B_P90PLL_IBias
VENDOR_ID
© 2009 Advanced Micro Devices, Inc.
Address
VGASEQIND:0x0
VGASEQIND:0x1
VGASEQIND:0x2
VGASEQIND:0x3
VGASEQIND:0x4
GpuF0MMReg:0x3C5
GpuF0MMReg:0x3C4
AudioPcie:0x6
NBMISCIND:0x70
NBMISCIND:0x71
NBMISCIND:0x72
NBMISCIND:0x73
NBMISCIND:0x64
NBMISCIND:0x65
NBMISCIND:0x66
NBMISCIND:0x67
NBMISCIND:0x68
NBMISCIND:0x69
NBMISCIND:0x6A
NBMISCIND:0x6B
NBMISCIND:0x6C
NBMISCIND:0x6D
NBMISCIND:0x6E
NBMISCIND:0x6F
AudioPcie:0xA
HTIUNBIND:0x23
HTIUNBIND:0x24
HTIUNBIND:0x25
HTIUNBIND:0x46
AudioPcie:0x0
Secondary Address
Additional Address
VGA_IO:0x3C5
VGA_IO:0x3C4
GpuF0Pcie:0x6
GpuF1Pcie:0x6
GpuF0Pcie:0xA
GpuF1Pcie:0xA
GpuF0Pcie:0x0
GpuF1Pcie:0x0
Page
2-104
2-105
2-105
2-105
2-106
2-106
2-106
2-79
2-320
2-320
2-321
2-321
2-321
2-321
2-321
2-321
2-321
2-322
2-322
2-322
2-322
2-322
2-322
2-322
2-80
2-386
2-386
2-387
2-395
2-78
43451 780G Register Reference Guide (Pub) Rev 1.01
A-33
A.3
All Registers Sorted By Address
Table 2-2 All Registers Sorted by Address
Name
APC_VENDOR_ID
APC_SUB_BUS_NUMBER_LATEN
CY
APC_AGP_PCI_IOBASE_LIMIT
APC_AGP_PCI_STATUS
APC_DEVICE_ID
APC_AGP_PCI_MEMORY_LIMIT_
BASE
APC_AGP_PCI_PREFETCHABLE
_LIMIT_BASE
APC_AGP_PCI_PREFETCHABLE
_BASE_Upper
APC_AGP_PCI_PREFETCHABLE
_LIMIT_Upper
APC_CAPABILITIES_PTR
APC_COMMAND
APC_MISC_DEVICE_CTRL
APC_HT_MSI_CAP
APC_ADAPTER_ID_W
APC_STATUS
APC_REVISION_ID
APC_REGPROG_INF
APC_SUB_CLASS
APC_BASE_CODE
APC_SSID_CAP_ID
APC_SSID
APC_CACHE_LINE
APC_LATENCY
APC_HEADER
APC_BIST
VENDOR_ID
BASE_ADDR_1
PCIE_VENDOR_SPECIFIC_ENH_
CAP_LIST
PCIE_VENDOR_SPECIFIC_HDR
PCIE_VENDOR_SPECIFIC1
PCIE_VENDOR_SPECIFIC2
PCIE_VC_ENH_CAP_LIST
PCIE_PORT_VC_CAP_REG1
PCIE_PORT_VC_CAP_REG2
PCIE_PORT_VC_CNTL
PCIE_PORT_VC_STATUS
PCIE_VC0_RESOURCE_CAP
PCIE_VC0_RESOURCE_CNTL
PCIE_VC0_RESOURCE_STATUS
Address
apcconfig:0x0
Secondary Address Additional Address
Page
2-56
apcconfig:0x18
2-59
apcconfig:0x1C
apcconfig:0x1E
apcconfig:0x2
2-60
2-60
2-56
apcconfig:0x20
2-60
apcconfig:0x24
2-61
apcconfig:0x28
2-61
apcconfig:0x2C
2-61
apcconfig:0x34
apcconfig:0x4
apcconfig:0x40
apcconfig:0x44
apcconfig:0x4C
apcconfig:0x6
apcconfig:0x8
apcconfig:0x9
apcconfig:0xA
apcconfig:0xB
apcconfig:0xB0
apcconfig:0xB4
apcconfig:0xC
apcconfig:0xD
apcconfig:0xE
apcconfig:0xF
AudioPcie:0x0
AudioPcie:0x10
GpuF0Pcie:0x0
GpuF0Pcie:0x10
GpuF1Pcie:0x0
GpuF1Pcie:0x10
2-61
2-56
2-62
2-62
2-62
2-57
2-58
2-58
2-58
2-58
2-63
2-63
2-58
2-59
2-59
2-59
2-78
2-81
AudioPcie:0x100
GpuF0Pcie:0x100
GpuF1Pcie:0x100
2-92
AudioPcie:0x104
AudioPcie:0x108
AudioPcie:0x10C
AudioPcie:0x110
AudioPcie:0x114
AudioPcie:0x118
AudioPcie:0x11C
AudioPcie:0x11E
AudioPcie:0x120
AudioPcie:0x124
AudioPcie:0x12A
GpuF0Pcie:0x104
GpuF0Pcie:0x108
GpuF0Pcie:0x10C
GpuF0Pcie:0x110
GpuF0Pcie:0x114
GpuF0Pcie:0x118
GpuF0Pcie:0x11C
GpuF0Pcie:0x11E
GpuF0Pcie:0x120
GpuF0Pcie:0x124
GpuF0Pcie:0x12A
GpuF1Pcie:0x104
GpuF1Pcie:0x108
GpuF1Pcie:0x10C
GpuF1Pcie:0x110
GpuF1Pcie:0x114
GpuF1Pcie:0x118
GpuF1Pcie:0x11C
GpuF1Pcie:0x11E
GpuF1Pcie:0x120
GpuF1Pcie:0x124
GpuF1Pcie:0x12A
2-92
2-92
2-92
2-93
2-93
2-93
2-93
2-93
2-94
2-94
2-94
43451 780G Register Reference Guide (Pub) Rev 1.01
A-34
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_VC1_RESOURCE_CAP
PCIE_VC1_RESOURCE_CNTL
PCIE_VC1_RESOURCE_STATUS
BASE_ADDR_2
PCIE_DEV_SERIAL_NUM_ENH_C
AP_LIST
PCIE_DEV_SERIAL_NUM_DW1
PCIE_DEV_SERIAL_NUM_DW2
PCIE_ADV_ERR_RPT_ENH_CAP_
LIST
PCIE_UNCORR_ERR_STATUS
PCIE_UNCORR_ERR_MASK
PCIE_UNCORR_ERR_SEVERITY
PCIE_CORR_ERR_STATUS
PCIE_CORR_ERR_MASK
PCIE_ADV_ERR_CAP_CNTL
PCIE_HDR_LOG0
PCIE_HDR_LOG1
PCIE_HDR_LOG2
PCIE_HDR_LOG3
BASE_ADDR_3
PCIE_CAC_ENH_CAP_LIST
PCIE_CAC_DEVICE_CORRELATI
ON
BASE_ADDR_4
DEVICE_ID
BASE_ADDR_5
BASE_ADDR_6
ADAPTER_ID
ROM_BASE_ADDR
CAP_PTR
INTERRUPT_LINE
INTERRUPT_PIN
MIN_GRANT
MAX_LATENCY
COMMAND
ADAPTER_ID_W
PMI_CAP_LIST
PMI_CAP_LIST
PMI_CAP
PMI_CAP
PMI_STATUS_CNTL
PMI_STATUS_CNTL
PCIE_CAP_LIST
PCIE_CAP
DEVICE_CAP
© 2009 Advanced Micro Devices, Inc.
Additional Address
Page
Address
AudioPcie:0x12C
AudioPcie:0x130
AudioPcie:0x136
AudioPcie:0x14
Secondary Address
GpuF0Pcie:0x12C
GpuF0Pcie:0x130
GpuF0Pcie:0x136
GpuF0Pcie:0x14
GpuF1Pcie:0x12C
GpuF1Pcie:0x130
GpuF1Pcie:0x136
GpuF1Pcie:0x14
2-94
2-95
2-95
2-81
AudioPcie:0x140
GpuF0Pcie:0x140
GpuF1Pcie:0x140
2-95
AudioPcie:0x144
AudioPcie:0x148
GpuF0Pcie:0x144
GpuF0Pcie:0x148
GpuF1Pcie:0x144
GpuF1Pcie:0x148
2-95
2-95
AudioPcie:0x150
GpuF0Pcie:0x150
GpuF1Pcie:0x150
2-96
AudioPcie:0x154
AudioPcie:0x158
AudioPcie:0x15C
AudioPcie:0x160
AudioPcie:0x164
AudioPcie:0x168
AudioPcie:0x16C
AudioPcie:0x170
AudioPcie:0x174
AudioPcie:0x178
AudioPcie:0x18
AudioPcie:0x190
GpuF0Pcie:0x154
GpuF0Pcie:0x158
GpuF0Pcie:0x15C
GpuF0Pcie:0x160
GpuF0Pcie:0x164
GpuF0Pcie:0x168
GpuF0Pcie:0x16C
GpuF0Pcie:0x170
GpuF0Pcie:0x174
GpuF0Pcie:0x178
GpuF0Pcie:0x18
GpuF0Pcie:0x190
GpuF1Pcie:0x154
GpuF1Pcie:0x158
GpuF1Pcie:0x15C
GpuF1Pcie:0x160
GpuF1Pcie:0x164
GpuF1Pcie:0x168
GpuF1Pcie:0x16C
GpuF1Pcie:0x170
GpuF1Pcie:0x174
GpuF1Pcie:0x178
GpuF1Pcie:0x18
GpuF1Pcie:0x190
2-96
2-96
2-97
2-97
2-97
2-97
2-98
2-98
2-98
2-98
2-81
2-98
AudioPcie:0x194
GpuF0Pcie:0x194
GpuF1Pcie:0x194
2-98
AudioPcie:0x1C
AudioPcie:0x2
AudioPcie:0x20
AudioPcie:0x24
AudioPcie:0x2C
AudioPcie:0x30
AudioPcie:0x34
AudioPcie:0x3C
AudioPcie:0x3D
AudioPcie:0x3E
AudioPcie:0x3F
AudioPcie:0x4
AudioPcie:0x4C
AudioPcie:0x50
AudioPcie:0x50
AudioPcie:0x52
AudioPcie:0x52
AudioPcie:0x54
AudioPcie:0x54
AudioPcie:0x58
AudioPcie:0x5A
AudioPcie:0x5C
GpuF0Pcie:0x1C
GpuF0Pcie:0x2
GpuF0Pcie:0x20
GpuF0Pcie:0x24
GpuF0Pcie:0x2C
GpuF0Pcie:0x30
GpuF0Pcie:0x34
GpuF0Pcie:0x3C
GpuF0Pcie:0x3D
GpuF0Pcie:0x3E
GpuF0Pcie:0x3F
GpuF0Pcie:0x4
GpuF0Pcie:0x4C
GpuF0Pcie:0x50
GpuF0Pcie:0x50
GpuF0Pcie:0x52
GpuF0Pcie:0x52
GpuF0Pcie:0x54
GpuF0Pcie:0x54
GpuF0Pcie:0x58
GpuF0Pcie:0x5A
GpuF0Pcie:0x5C
GpuF1Pcie:0x1C
GpuF1Pcie:0x2
GpuF1Pcie:0x20
GpuF1Pcie:0x24
GpuF1Pcie:0x2C
GpuF1Pcie:0x30
GpuF1Pcie:0x34
GpuF1Pcie:0x3C
GpuF1Pcie:0x3D
GpuF1Pcie:0x3E
GpuF1Pcie:0x3F
GpuF1Pcie:0x4
GpuF1Pcie:0x4C
GpuF1Pcie:0x50
GpuF1Pcie:0x50
GpuF1Pcie:0x52
GpuF1Pcie:0x52
GpuF1Pcie:0x54
GpuF1Pcie:0x54
GpuF1Pcie:0x58
GpuF1Pcie:0x5A
GpuF1Pcie:0x5C
2-81
2-78
2-82
2-82
2-83
2-82
2-82
2-82
2-82
2-83
2-83
2-78
2-83
2-83
2-99
2-84
2-99
2-84
2-99
2-84
2-85
2-85
43451 780G Register Reference Guide (Pub) Rev 1.01
A-35
Table 2-2 All Registers Sorted by Address (Continued)
Name
STATUS
DEVICE_CNTL
DEVICE_STATUS
LINK_CAP
LINK_CNTL
LINK_STATUS
DEVICE_CAP2
REVISION_ID
DEVICE_CNTL2
DEVICE_STATUS2
LINK_CAP2
LINK_CNTL2
LINK_STATUS2
PROG_INTERFACE
SUB_CLASS
MSI_CAP_LIST
MSI_MSG_CNTL
MSI_MSG_ADDR_LO
MSI_MSG_ADDR_HI
MSI_MSG_DATA
MSI_MSG_DATA_64
BASE_CLASS
CACHE_LINE
LATENCY
HEADER
BIST
OSC_CONTROL
CPLL_CONTROL
CLK_TOP_PWM7_CNTL
clk_top_pwm4_ctrl
clk_top_pwm5_ctrl
clk_top_pwm6_ctrl
MC_CLK_CNTRL
DELAY_SET_IOC_CCLK
MC_CLK_INDEX
MC_CLK_DATA
CT_DISABLE_BIU
PLL_VOLTAGE_REG_CNTL
CPLL_CONTROL3
GC_CLK_CNTRL
CG_MISC_INPUT_1
CG_MISC_INPUT_2
MC_DATA_DLL_CNTRL_A
SCRATCH_CLKCFG
MC_ACMD_DLL_CNTRL_A
MC_ACMD_DLL_CNTRL_B
Address
AudioPcie:0x6
AudioPcie:0x60
AudioPcie:0x62
AudioPcie:0x64
AudioPcie:0x68
AudioPcie:0x6A
AudioPcie:0x7C
AudioPcie:0x8
AudioPcie:0x80
AudioPcie:0x82
AudioPcie:0x84
AudioPcie:0x88
AudioPcie:0x8A
AudioPcie:0x9
AudioPcie:0xA
AudioPcie:0xA0
AudioPcie:0xA2
AudioPcie:0xA4
AudioPcie:0xA8
AudioPcie:0xA8
AudioPcie:0xAC
AudioPcie:0xB
AudioPcie:0xC
AudioPcie:0xD
AudioPcie:0xE
AudioPcie:0xF
clkconfig:0x40
clkconfig:0x44
clkconfig:0x48
clkconfig:0x4C
clkconfig:0x50
clkconfig:0x54
clkconfig:0x58
clkconfig:0x5C
clkconfig:0x60
clkconfig:0x64
clkconfig:0x68
clkconfig:0x6C
clkconfig:0x70
clkconfig:0x74
clkconfig:0x78
clkconfig:0x7C
clkconfig:0x80
clkconfig:0x84
clkconfig:0x88
clkconfig:0x89
43451 780G Register Reference Guide (Pub) Rev 1.01
A-36
Secondary Address
GpuF0Pcie:0x6
GpuF0Pcie:0x60
GpuF0Pcie:0x62
GpuF0Pcie:0x64
GpuF0Pcie:0x68
GpuF0Pcie:0x6A
GpuF0Pcie:0x7C
GpuF0Pcie:0x8
GpuF0Pcie:0x80
GpuF0Pcie:0x82
GpuF0Pcie:0x84
GpuF0Pcie:0x88
GpuF0Pcie:0x8A
GpuF0Pcie:0x9
GpuF0Pcie:0xA
GpuF0Pcie:0xA0
GpuF0Pcie:0xA2
GpuF0Pcie:0xA4
GpuF0Pcie:0xA8
GpuF0Pcie:0xA8
GpuF0Pcie:0xAC
GpuF0Pcie:0xB
GpuF0Pcie:0xC
GpuF0Pcie:0xD
GpuF0Pcie:0xE
GpuF0Pcie:0xF
Additional Address
GpuF1Pcie:0x6
GpuF1Pcie:0x60
GpuF1Pcie:0x62
GpuF1Pcie:0x64
GpuF1Pcie:0x68
GpuF1Pcie:0x6A
GpuF1Pcie:0x7C
GpuF1Pcie:0x8
GpuF1Pcie:0x80
GpuF1Pcie:0x82
GpuF1Pcie:0x84
GpuF1Pcie:0x88
GpuF1Pcie:0x8A
GpuF1Pcie:0x9
GpuF1Pcie:0xA
GpuF1Pcie:0xA0
GpuF1Pcie:0xA2
GpuF1Pcie:0xA4
GpuF1Pcie:0xA8
GpuF1Pcie:0xA8
GpuF1Pcie:0xAC
GpuF1Pcie:0xB
GpuF1Pcie:0xC
GpuF1Pcie:0xD
GpuF1Pcie:0xE
GpuF1Pcie:0xF
Page
2-79
2-86
2-87
2-87
2-88
2-89
2-89
2-80
2-89
2-90
2-90
2-90
2-90
2-80
2-80
2-91
2-91
2-91
2-91
2-92
2-92
2-80
2-80
2-80
2-81
2-81
2-64
2-65
2-73
2-73
2-73
2-73
2-65
2-65
2-66
2-66
2-66
2-66
2-67
2-67
2-68
2-68
2-68
2-68
2-68
2-69
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Secondary Address Additional Address
CRTC8_IDX
GpuF0MMReg:0x3B4
GpuF0MMReg:0x3
D4
VGA_IO:0x3B4
VGA_IO:0x3D4
2-106
CRTC8_DATA
GpuF0MMReg:0x3B5
GpuF0MMReg:0x3
D5
VGA_IO:0x3B5
VGA_IO:0x3D5
2-106
GENFC_WT
GpuF0MMReg:0x3BA
GpuF0MMReg:0x3
DA
VGA_IO:0x3BA
VGA_IO:0x3DA
2-101
GENS1
GpuF0MMReg:0x3BA
GpuF0MMReg:0x3
DA
VGA_IO:0x3BA
VGA_IO:0x3DA
2-103
ATTRX
GpuF0MMReg:0x3C0
VGA_IO:0x3C0
© 2009 Advanced Micro Devices, Inc.
Address
clkconfig:0x8C
clkconfig:0x90
clkconfig:0x94
clkconfig:0x98
clkconfig:0x9C
clkconfig:0xA0
clkconfig:0xB0
clkconfig:0xB4
clkconfig:0xB8
clkconfig:0xBC
Page
Name
CLKGATE_DISABLE2
CG_MISC_INPUT_3
CLKGATE_DISABLE
CPLL_CONTROL2
ILA_CLK_INDEX
ILA_CLK_DATA
clk_top_pwm1_ctrl
clk_top_pwm2_ctrl
clk_top_test_ctrl
NBCLK_IO_CONTROL
CLK_TOP_THERMAL_ALERT_INT
R_EN
CLK_TOP_THERMAL_ALERT_ST
ATUS
CLK_TOP_THERMAL_ALERT_WA
IT_WINDOW
clk_top_pwm3_ctrl
clk_top_spare_pll
CLK_CFG_HTPLL_CNTL
GPIO_ctrl
CLK_TOP_SPARE_A
CLK_TOP_SPARE_B
CLK_TOP_SPARE_C
CLK_TOP_SPARE_D
CLK_MISC_INDEX
CLK_MISC_DATA
CFG_CT_CLKGATE_HTIU
clk_la_shift_reg_stage0
clk_la_shift_reg_stage1
clk_la_shift_reg_stage2
clk_la_shift_reg_stage3
clk_la_shift_reg_stage4
clk_la_shift_reg_stage5
clk_la_shift_reg_stage6
clk_la_shift_reg_stage7
clk_la_config
clk_la_status
MM_INDEX
2-69
2-69
2-70
2-71
2-77
2-77
2-75
2-75
2-76
2-71
clkconfig:0xC0
2-72
clkconfig:0xC4
2-72
clkconfig:0xC8
2-72
clkconfig:0xCC
clkconfig:0xD0
clkconfig:0xD4
clkconfig:0xDC
clkconfig:0xE0
clkconfig:0xE4
clkconfig:0xE8
clkconfig:0xEC
clkconfig:0xF0
clkconfig:0xF4
clkconfig:0xF8
CLKMISCIND:0x0
CLKMISCIND:0x1
CLKMISCIND:0x2
CLKMISCIND:0x3
CLKMISCIND:0x4
CLKMISCIND:0x5
CLKMISCIND:0x6
CLKMISCIND:0x7
CLKMISCIND:0x8
CLKMISCIND:0x9
GpuF0MMReg:0x0
2-72
2-74
2-74
2-73
2-74
2-75
2-75
2-75
2-76
2-76
2-76
2-406
2-406
2-406
2-406
2-406
2-406
2-407
2-407
2-407
2-407
2-100
GpuIOReg:0x0
2-116
43451 780G Register Reference Guide (Pub) Rev 1.01
A-37
Table 2-2 All Registers Sorted by Address (Continued)
Name
ATTRDW
ATTRDR
GENMO_WT
GENS0
GENENB
SEQ8_IDX
SEQ8_DATA
DAC_MASK
DAC_R_INDEX
DAC_W_INDEX
DAC_DATA
GENFC_RD
GENMO_RD
GRPH8_IDX
GRPH8_DATA
MM_DATA
MM_CFGREGS_CNTL
SD1_MAIN_CNTL2
SD1_Y_BREAK_POINT_SETTING
SD1_U_V_BREAK_POINT_SETTIN
GS
SD1_Y_AND_PASSTHRU_GAIN_S
ETTINGS
SD1_U_AND_V_GAIN_SETTINGS
SD1_LUMA_BLANK_SETUP_LEV
ELS
SD1_RGB_OR_PBPR_BLANK_LE
VEL
SD1_LUMA_SYNC_TIP_LEVELS
SD1_LUMA_FILT_CNTL
SD1_LUMA_COMB_FILT_CNTL1
SD1_LUMA_COMB_FILT_CNTL2
SD1_LUMA_COMB_FILT_CNTL3
SD1_LUMA_COMB_FILT_CNTL4
SD1_VIDOUT_MUX_CNTL
SD1_FORCE_DAC_DATA
SD1_CHROMA_MOD_CNTL
SD1_COL_SC_DENOMIN
SD1_COL_SC_INC
SD1_COL_SC_INC_CORR
SD1_SCM_COL_SC_DENOMIN
SD1_SCM_COL_SC_INC
SD1_SCM_COL_SC_INC_CORR
SD1_SCM_MOD_CNTL
SD1_SCM_DB_DR_SCALE_FACT
ORS
SD1_SCM_MIN_DTO_SWING
SD1_SCM_MAX_DTO_SWING
Address
GpuF0MMReg:0x3C0
GpuF0MMReg:0x3C1
GpuF0MMReg:0x3C2
GpuF0MMReg:0x3C2
GpuF0MMReg:0x3C3
GpuF0MMReg:0x3C4
GpuF0MMReg:0x3C5
GpuF0MMReg:0x3C6
GpuF0MMReg:0x3C7
GpuF0MMReg:0x3C8
GpuF0MMReg:0x3C9
GpuF0MMReg:0x3CA
GpuF0MMReg:0x3CC
GpuF0MMReg:0x3CE
GpuF0MMReg:0x3CF
GpuF0MMReg:0x4
GpuF0MMReg:0x544C
GpuF0MMReg:0x5E00
GpuF0MMReg:0x5E98
Secondary Address Additional Address
VGA_IO:0x3C0
VGA_IO:0x3C1
VGA_IO:0x3C2
VGA_IO:0x3C2
VGA_IO:0x3C3
VGA_IO:0x3C4
VGA_IO:0x3C5
VGA_IO:0x3C6
VGA_IO:0x3C7
VGA_IO:0x3C8
VGA_IO:0x3C9
VGA_IO:0x3CA
VGA_IO:0x3CC
VGA_IO:0x3CE
VGA_IO:0x3CF
GpuIOReg:0x4
Page
2-116
2-116
2-101
2-102
2-102
2-106
2-106
2-104
2-104
2-104
2-103
2-101
2-102
2-114
2-114
2-100
2-100
2-206
2-206
GpuF0MMReg:0x5E9C
2-206
GpuF0MMReg:0x5EA0
2-207
GpuF0MMReg:0x5EA4
2-207
GpuF0MMReg:0x5EA8
2-207
GpuF0MMReg:0x5EAC
2-208
GpuF0MMReg:0x5EB0
GpuF0MMReg:0x5EB4
GpuF0MMReg:0x5EB8
GpuF0MMReg:0x5EBC
GpuF0MMReg:0x5EC0
GpuF0MMReg:0x5EC4
GpuF0MMReg:0x5EC8
GpuF0MMReg:0x5ECC
GpuF0MMReg:0x5EF0
GpuF0MMReg:0x5EF4
GpuF0MMReg:0x5EF8
GpuF0MMReg:0x5EFC
GpuF0MMReg:0x5F00
GpuF0MMReg:0x5F04
GpuF0MMReg:0x5F08
GpuF0MMReg:0x5F0C
2-208
2-208
2-210
2-210
2-210
2-210
2-211
2-212
2-213
2-213
2-213
2-214
2-214
2-214
2-214
2-215
GpuF0MMReg:0x5F10
2-215
GpuF0MMReg:0x5F14
GpuF0MMReg:0x5F18
2-215
2-216
43451 780G Register Reference Guide (Pub) Rev 1.01
A-38
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
SD1_CRC_CNTL
SD1_VIDEO_PORT_SIG
SD1_SDTV0_DEBUG
SD1_LUMA_OFFSET_LIMIT
SD1_CHROMA_OFFSET
SD1_UPSAMPLE_MODE
SD1_CRTC_HV_START
SD1_CRTC_TV_FRAMESTART_C
NTL
SD1_COL_SC_PHASE_CNTL
D1CRTC_MVP_CONTROL1
D1CRTC_MVP_CONTROL2
D1CRTC_MVP_FIFO_CONTROL
D1CRTC_MVP_FIFO_STATUS
D1CRTC_MVP_SLAVE_STATUS
D1CRTC_MVP_INBAND_CNTL_C
AP
D1CRTC_MVP_INBAND_CNTL_I
NSERT
D1CRTC_MVP_INBAND_CNTL_I
NSERT_TIMER
D1CRTC_MVP_BLACK_KEYER
D1CRTC_MVP_STATUS
D1GRPH_ENABLE
D1GRPH_CONTROL
D1GRPH_LUT_SEL
D1GRPH_SWAP_CNTL
D1GRPH_PRIMARY_SURFACE_A
DDRESS
D1GRPH_SECONDARY_SURFAC
E_ADDRESS
D1GRPH_PITCH
D1GRPH_SURFACE_OFFSET_X
D1GRPH_SURFACE_OFFSET_Y
D1GRPH_X_START
D1GRPH_Y_START
D1GRPH_X_END
D1GRPH_Y_END
D1COLOR_SPACE_CONVERT
D1OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D1GRPH_UPDATE
D1GRPH_FLIP_CONTROL
D1GRPH_SURFACE_ADDRESS_I
NUSE
D1GRPH_DFQ_CONTROL
D1GRPH_DFQ_STATUS
D1GRPH_INTERRUPT_STATUS
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x5F1C
GpuF0MMReg:0x5F20
GpuF0MMReg:0x5F28
GpuF0MMReg:0x5F8C
GpuF0MMReg:0x5F90
GpuF0MMReg:0x5F94
GpuF0MMReg:0x5F98
Secondary Address Additional Address
Page
2-216
2-216
2-216
2-217
2-217
2-217
2-217
GpuF0MMReg:0x5F9C
2-217
GpuF0MMReg:0x5FD4
GpuF0MMReg:0x6038
GpuF0MMReg:0x603C
GpuF0MMReg:0x6040
GpuF0MMReg:0x6044
GpuF0MMReg:0x6048
2-217
2-154
2-155
2-156
2-156
2-156
GpuF0MMReg:0x604C
2-156
GpuF0MMReg:0x6050
2-157
GpuF0MMReg:0x6054
2-157
GpuF0MMReg:0x6058
GpuF0MMReg:0x605C
GpuF0MMReg:0x6100
GpuF0MMReg:0x6104
GpuF0MMReg:0x6108
GpuF0MMReg:0x610C
2-157
2-157
2-122
2-122
2-124
2-124
GpuF0MMReg:0x6110
2-125
GpuF0MMReg:0x6118
2-125
GpuF0MMReg:0x6120
GpuF0MMReg:0x6124
GpuF0MMReg:0x6128
GpuF0MMReg:0x612C
GpuF0MMReg:0x6130
GpuF0MMReg:0x6134
GpuF0MMReg:0x6138
GpuF0MMReg:0x613C
2-125
2-125
2-126
2-126
2-126
2-126
2-126
2-147
GpuF0MMReg:0x6140
2-143
GpuF0MMReg:0x6144
GpuF0MMReg:0x6148
2-127
2-128
GpuF0MMReg:0x614C
2-128
GpuF0MMReg:0x6150
GpuF0MMReg:0x6154
GpuF0MMReg:0x6158
2-144
2-144
2-144
43451 780G Register Reference Guide (Pub) Rev 1.01
A-39
Table 2-2 All Registers Sorted by Address (Continued)
Name
D1GRPH_INTERRUPT_CONTROL
D1OVL_ENABLE
D1OVL_CONTROL1
D1OVL_CONTROL2
D1OVL_SWAP_CNTL
D1OVL_SURFACE_ADDRESS
D1OVL_PITCH
D1OVL_SURFACE_OFFSET_X
D1OVL_SURFACE_OFFSET_Y
D1OVL_START
D1OVL_END
D1OVL_UPDATE
D1OVL_SURFACE_ADDRESS_IN
USE
D1OVL_DFQ_CONTROL
D1OVL_DFQ_STATUS
D1OVL_MATRIX_TRANSFORM_E
N
D1OVL_MATRIX_COEF_1_1
D1OVL_MATRIX_COEF_1_2
D1OVL_MATRIX_COEF_1_3
D1OVL_MATRIX_COEF_1_4
D1OVL_MATRIX_COEF_2_1
D1OVL_MATRIX_COEF_2_2
D1OVL_MATRIX_COEF_2_3
D1OVL_MATRIX_COEF_2_4
D1OVL_MATRIX_COEF_3_1
D1OVL_MATRIX_COEF_3_2
D1OVL_MATRIX_COEF_3_3
D1OVL_MATRIX_COEF_3_4
D1OVL_PWL_TRANSFORM_EN
D1OVL_PWL_0TOF
D1OVL_PWL_10TO1F
D1OVL_PWL_20TO3F
D1OVL_PWL_40TO7F
D1OVL_PWL_80TOBF
D1OVL_PWL_C0TOFF
D1OVL_PWL_100TO13F
D1OVL_PWL_140TO17F
D1OVL_PWL_180TO1BF
D1OVL_PWL_1C0TO1FF
D1OVL_PWL_200TO23F
D1OVL_PWL_240TO27F
D1OVL_PWL_280TO2BF
D1OVL_PWL_2C0TO2FF
D1OVL_PWL_300TO33F
D1OVL_PWL_340TO37F
Address
GpuF0MMReg:0x615C
GpuF0MMReg:0x6180
GpuF0MMReg:0x6184
GpuF0MMReg:0x6188
GpuF0MMReg:0x618C
GpuF0MMReg:0x6190
GpuF0MMReg:0x6198
GpuF0MMReg:0x619C
GpuF0MMReg:0x61A0
GpuF0MMReg:0x61A4
GpuF0MMReg:0x61A8
GpuF0MMReg:0x61AC
Secondary Address Additional Address
Page
2-144
2-128
2-129
2-130
2-130
2-130
2-131
2-131
2-131
2-131
2-131
2-132
GpuF0MMReg:0x61B0
2-132
GpuF0MMReg:0x61B4
GpuF0MMReg:0x61B8
2-133
2-133
GpuF0MMReg:0x6200
2-133
GpuF0MMReg:0x6204
GpuF0MMReg:0x6208
GpuF0MMReg:0x620C
GpuF0MMReg:0x6210
GpuF0MMReg:0x6214
GpuF0MMReg:0x6218
GpuF0MMReg:0x621C
GpuF0MMReg:0x6220
GpuF0MMReg:0x6224
GpuF0MMReg:0x6228
GpuF0MMReg:0x622C
GpuF0MMReg:0x6230
GpuF0MMReg:0x6280
GpuF0MMReg:0x6284
GpuF0MMReg:0x6288
GpuF0MMReg:0x628C
GpuF0MMReg:0x6290
GpuF0MMReg:0x6294
GpuF0MMReg:0x6298
GpuF0MMReg:0x629C
GpuF0MMReg:0x62A0
GpuF0MMReg:0x62A4
GpuF0MMReg:0x62A8
GpuF0MMReg:0x62AC
GpuF0MMReg:0x62B0
GpuF0MMReg:0x62B4
GpuF0MMReg:0x62B8
GpuF0MMReg:0x62BC
GpuF0MMReg:0x62C0
2-133
2-134
2-134
2-134
2-134
2-134
2-135
2-135
2-135
2-135
2-135
2-136
2-136
2-136
2-136
2-136
2-137
2-137
2-137
2-137
2-137
2-138
2-138
2-138
2-138
2-138
2-139
2-139
2-139
43451 780G Register Reference Guide (Pub) Rev 1.01
A-40
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
D1OVL_PWL_380TO3BF
D1OVL_PWL_3C0TO3FF
D1OVL_KEY_CONTROL
D1GRPH_ALPHA
D1OVL_ALPHA
D1OVL_ALPHA_CONTROL
D1GRPH_KEY_RANGE_RED
D1GRPH_KEY_RANGE_GREEN
D1GRPH_KEY_RANGE_BLUE
D1GRPH_KEY_RANGE_ALPHA
D1OVL_KEY_RANGE_RED_CR
D1OVL_KEY_RANGE_GREEN_Y
D1OVL_KEY_RANGE_BLUE_CB
D1OVL_KEY_ALPHA
D1GRPH_COLOR_MATRIX_TRAN
SFORMATION_CNTL
D1COLOR_MATRIX_COEF_1_1
D1COLOR_MATRIX_COEF_1_2
D1COLOR_MATRIX_COEF_1_3
D1COLOR_MATRIX_COEF_1_4
D1COLOR_MATRIX_COEF_2_1
D1COLOR_MATRIX_COEF_2_2
D1COLOR_MATRIX_COEF_2_3
D1COLOR_MATRIX_COEF_2_4
D1COLOR_MATRIX_COEF_3_1
D1COLOR_MATRIX_COEF_3_2
D1COLOR_MATRIX_COEF_3_3
D1COLOR_MATRIX_COEF_3_4
D1CUR_CONTROL
D1CUR_SURFACE_ADDRESS
D1CUR_SIZE
D1CUR_POSITION
D1CUR_HOT_SPOT
D1CUR_COLOR1
D1CUR_COLOR2
D1CUR_UPDATE
D1ICON_CONTROL
D1ICON_SURFACE_ADDRESS
D1ICON_SIZE
D1ICON_START_POSITION
D1ICON_COLOR1
D1ICON_COLOR2
D1ICON_UPDATE
DC_LUT_RW_SELECT
DC_LUT_RW_MODE
DC_LUT_RW_INDEX
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x62C4
GpuF0MMReg:0x62C8
GpuF0MMReg:0x6300
GpuF0MMReg:0x6304
GpuF0MMReg:0x6308
GpuF0MMReg:0x630C
GpuF0MMReg:0x6310
GpuF0MMReg:0x6314
GpuF0MMReg:0x6318
GpuF0MMReg:0x631C
GpuF0MMReg:0x6320
GpuF0MMReg:0x6324
GpuF0MMReg:0x6328
GpuF0MMReg:0x632C
Secondary Address Additional Address
Page
2-139
2-139
2-140
2-140
2-140
2-141
2-141
2-141
2-142
2-142
2-142
2-142
2-143
2-143
GpuF0MMReg:0x6380
2-145
GpuF0MMReg:0x6384
GpuF0MMReg:0x6388
GpuF0MMReg:0x638C
GpuF0MMReg:0x6390
GpuF0MMReg:0x6394
GpuF0MMReg:0x6398
GpuF0MMReg:0x639C
GpuF0MMReg:0x63A0
GpuF0MMReg:0x63A4
GpuF0MMReg:0x63A8
GpuF0MMReg:0x63AC
GpuF0MMReg:0x63B0
GpuF0MMReg:0x6400
GpuF0MMReg:0x6408
GpuF0MMReg:0x6410
GpuF0MMReg:0x6414
GpuF0MMReg:0x6418
GpuF0MMReg:0x641C
GpuF0MMReg:0x6420
GpuF0MMReg:0x6424
GpuF0MMReg:0x6440
GpuF0MMReg:0x6448
GpuF0MMReg:0x6450
GpuF0MMReg:0x6454
GpuF0MMReg:0x6458
GpuF0MMReg:0x645C
GpuF0MMReg:0x6460
GpuF0MMReg:0x6480
GpuF0MMReg:0x6484
GpuF0MMReg:0x6488
2-145
2-145
2-145
2-145
2-146
2-146
2-146
2-146
2-146
2-147
2-147
2-147
2-149
2-150
2-150
2-150
2-150
2-150
2-151
2-151
2-152
2-152
2-152
2-152
2-153
2-153
2-153
2-193
2-193
2-193
43451 780G Register Reference Guide (Pub) Rev 1.01
A-41
Table 2-2 All Registers Sorted by Address (Continued)
Name
DC_LUT_SEQ_COLOR
DC_LUT_PWL_DATA
DC_LUT_30_COLOR
DC_LUT_READ_PIPE_SELECT
DC_LUT_WRITE_EN_MASK
DC_LUT_AUTOFILL
DC_LUTA_CONTROL
DC_LUTA_BLACK_OFFSET_BLU
E
DC_LUTA_BLACK_OFFSET_GRE
EN
DC_LUTA_BLACK_OFFSET_RED
DC_LUTA_WHITE_OFFSET_BLU
E
DC_LUTA_WHITE_OFFSET_GRE
EN
DC_LUTA_WHITE_OFFSET_RED
D1OVL_RT_SKEWCOMMAND
D1OVL_RT_SKEWCONTROL
D1OVL_RT_BAND_POSITION
D1OVL_RT_PROCEED_COND
D1OVL_RT_STAT
D1_MVP_AFR_FLIP_MODE
D1_MVP_AFR_FLIP_FIFO_CNTL
D1_MVP_FLIP_LINE_NUM_INSE
RT
D2_MVP_AFR_FLIP_MODE
D2_MVP_AFR_FLIP_FIFO_CNTL
D2_MVP_FLIP_LINE_NUM_INSE
RT
DC_MVP_LB_CONTROL
D2CRTC_MVP_INBAND_CNTL_I
NSERT
D2CRTC_MVP_INBAND_CNTL_I
NSERT_TIMER
D1CRTC_MVP_CRC_CNTL
D1CRTC_MVP_CRC_RESULT
D1CRTC_MVP_CRC2_CNTL
D1CRTC_MVP_CRC2_RESULT
D1CRTC_MVP_CONTROL3
D1CRTC_MVP_RECEIVE_CNT_C
NTL1
D1CRTC_MVP_RECEIVE_CNT_C
NTL2
D2GRPH_ENABLE
D2GRPH_CONTROL
D2GRPH_LUT_SEL
D2GRPH_SWAP_CNTL
Address
GpuF0MMReg:0x648C
GpuF0MMReg:0x6490
GpuF0MMReg:0x6494
GpuF0MMReg:0x6498
GpuF0MMReg:0x649C
GpuF0MMReg:0x64A0
GpuF0MMReg:0x64C0
Secondary Address Additional Address
Page
2-193
2-194
2-194
2-194
2-194
2-195
2-195
GpuF0MMReg:0x64C4
2-197
GpuF0MMReg:0x64C8
2-197
GpuF0MMReg:0x64CC
2-197
GpuF0MMReg:0x64D0
2-197
GpuF0MMReg:0x64D4
2-197
GpuF0MMReg:0x64D8
GpuF0MMReg:0x6500
GpuF0MMReg:0x6504
GpuF0MMReg:0x6508
GpuF0MMReg:0x650C
GpuF0MMReg:0x6510
GpuF0MMReg:0x6514
GpuF0MMReg:0x6518
2-197
2-148
2-148
2-148
2-148
2-149
2-154
2-154
GpuF0MMReg:0x651C
2-154
GpuF0MMReg:0x65E8
GpuF0MMReg:0x65EC
2-192
2-192
GpuF0MMReg:0x65F0
2-192
GpuF0MMReg:0x65F4
2-205
GpuF0MMReg:0x6838
2-158
GpuF0MMReg:0x683C
2-158
GpuF0MMReg:0x6840
GpuF0MMReg:0x6844
GpuF0MMReg:0x6848
GpuF0MMReg:0x684C
GpuF0MMReg:0x6850
2-158
2-158
2-158
2-159
2-159
GpuF0MMReg:0x6854
2-159
GpuF0MMReg:0x6858
2-159
GpuF0MMReg:0x6900
GpuF0MMReg:0x6904
GpuF0MMReg:0x6908
GpuF0MMReg:0x690C
2-160
2-160
2-162
2-162
43451 780G Register Reference Guide (Pub) Rev 1.01
A-42
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
D2GRPH_PRIMARY_SURFACE_A
DDRESS
D2GRPH_SECONDARY_SURFAC
E_ADDRESS
D2GRPH_PITCH
D2GRPH_SURFACE_OFFSET_X
D2GRPH_SURFACE_OFFSET_Y
D2GRPH_X_START
D2GRPH_Y_START
D2GRPH_X_END
D2GRPH_Y_END
D2COLOR_SPACE_CONVERT
D2OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D2OVL_COLOR_MATRIX_TRANS
FORMATION_CNTL
D2GRPH_UPDATE
D2GRPH_FLIP_CONTROL
D2GRPH_SURFACE_ADDRESS_I
NUSE
D2OVL_MATRIX_TRANSFORM_E
N
D2OVL_MATRIX_COEF_1_1
D2OVL_MATRIX_COEF_1_2
D2OVL_MATRIX_COEF_1_3
D2OVL_MATRIX_COEF_1_4
D2OVL_MATRIX_COEF_2_1
D2OVL_MATRIX_COEF_2_2
D2OVL_MATRIX_COEF_2_3
D2OVL_MATRIX_COEF_2_4
D2OVL_MATRIX_COEF_3_1
D2OVL_MATRIX_COEF_3_2
D2OVL_MATRIX_COEF_3_3
D2OVL_MATRIX_COEF_3_4
D2OVL_PWL_TRANSFORM_EN
D2OVL_PWL_0TOF
D2OVL_PWL_10TO1F
D2OVL_PWL_20TO3F
D2OVL_PWL_40TO7F
D2OVL_PWL_80TOBF
D2OVL_PWL_C0TOFF
D2OVL_PWL_100TO13F
D2OVL_PWL_140TO17F
D2OVL_PWL_180TO1BF
D2OVL_PWL_1C0TO1FF
D2OVL_PWL_200TO23F
D2OVL_PWL_240TO27F
© 2009 Advanced Micro Devices, Inc.
Secondary Address Additional Address
Address
Page
GpuF0MMReg:0x6910
2-163
GpuF0MMReg:0x6918
2-163
GpuF0MMReg:0x6920
GpuF0MMReg:0x6924
GpuF0MMReg:0x6928
GpuF0MMReg:0x692C
GpuF0MMReg:0x6930
GpuF0MMReg:0x6934
GpuF0MMReg:0x6938
GpuF0MMReg:0x693C
2-163
2-163
2-163
2-164
2-164
2-164
2-164
2-185
GpuF0MMReg:0x6940
2-174
GpuF0MMReg:0x6940
2-182
GpuF0MMReg:0x6944
GpuF0MMReg:0x6948
2-165
2-166
GpuF0MMReg:0x694C
2-166
GpuF0MMReg:0x6A00
2-171
GpuF0MMReg:0x6A04
GpuF0MMReg:0x6A08
GpuF0MMReg:0x6A0C
GpuF0MMReg:0x6A10
GpuF0MMReg:0x6A14
GpuF0MMReg:0x6A18
GpuF0MMReg:0x6A1C
GpuF0MMReg:0x6A20
GpuF0MMReg:0x6A24
GpuF0MMReg:0x6A28
GpuF0MMReg:0x6A2C
GpuF0MMReg:0x6A30
GpuF0MMReg:0x6A80
GpuF0MMReg:0x6A84
GpuF0MMReg:0x6A88
GpuF0MMReg:0x6A8C
GpuF0MMReg:0x6A90
GpuF0MMReg:0x6A94
GpuF0MMReg:0x6A98
GpuF0MMReg:0x6A9C
GpuF0MMReg:0x6AA0
GpuF0MMReg:0x6AA4
GpuF0MMReg:0x6AA8
GpuF0MMReg:0x6AAC
GpuF0MMReg:0x6AB0
2-171
2-172
2-172
2-172
2-172
2-172
2-173
2-173
2-173
2-173
2-173
2-174
2-174
2-174
2-174
2-175
2-175
2-175
2-175
2-175
2-176
2-176
2-176
2-176
2-176
43451 780G Register Reference Guide (Pub) Rev 1.01
A-43
Table 2-2 All Registers Sorted by Address (Continued)
Name
D2OVL_PWL_280TO2BF
D2OVL_PWL_2C0TO2FF
D2OVL_PWL_300TO33F
D2OVL_PWL_340TO37F
D2OVL_PWL_380TO3BF
D2OVL_PWL_3C0TO3FF
D2OVL_KEY_CONTROL
D2GRPH_ALPHA
D2OVL_ALPHA
D2OVL_ALPHA_CONTROL
D2GRPH_KEY_RANGE_RED
D2GRPH_KEY_RANGE_GREEN
D2GRPH_KEY_RANGE_BLUE
D2GRPH_KEY_RANGE_ALPHA
D2OVL_KEY_RANGE_RED_CR
D2OVL_KEY_RANGE_GREEN_Y
D2OVL_KEY_RANGE_BLUE_CB
D2OVL_KEY_ALPHA
D2GRPH_COLOR_MATRIX_TRAN
SFORMATION_CNTL
D2COLOR_MATRIX_COEF_1_1
D2COLOR_MATRIX_COEF_1_2
D2COLOR_MATRIX_COEF_1_3
D2COLOR_MATRIX_COEF_1_4
D2COLOR_MATRIX_COEF_2_1
D2COLOR_MATRIX_COEF_2_2
D2COLOR_MATRIX_COEF_2_3
D2COLOR_MATRIX_COEF_2_4
D2COLOR_MATRIX_COEF_3_1
D2COLOR_MATRIX_COEF_3_2
D2COLOR_MATRIX_COEF_3_3
D2COLOR_MATRIX_COEF_3_4
D2CUR_CONTROL
D2CUR_SURFACE_ADDRESS
D2CUR_SIZE
D2CUR_POSITION
D2CUR_HOT_SPOT
D2CUR_COLOR1
D2CUR_COLOR2
D2CUR_UPDATE
D2ICON_CONTROL
D2ICON_SURFACE_ADDRESS
D2ICON_SIZE
D2ICON_START_POSITION
D2ICON_COLOR1
D2ICON_COLOR2
Address
GpuF0MMReg:0x6AB4
GpuF0MMReg:0x6AB8
GpuF0MMReg:0x6ABC
GpuF0MMReg:0x6AC0
GpuF0MMReg:0x6AC4
GpuF0MMReg:0x6AC8
GpuF0MMReg:0x6B00
GpuF0MMReg:0x6B04
GpuF0MMReg:0x6B08
GpuF0MMReg:0x6B0C
GpuF0MMReg:0x6B10
GpuF0MMReg:0x6B14
GpuF0MMReg:0x6B18
GpuF0MMReg:0x6B1C
GpuF0MMReg:0x6B20
GpuF0MMReg:0x6B24
GpuF0MMReg:0x6B28
GpuF0MMReg:0x6B2C
Secondary Address Additional Address
Page
2-177
2-177
2-177
2-177
2-177
2-178
2-178
2-179
2-179
2-179
2-180
2-180
2-180
2-180
2-181
2-181
2-181
2-181
GpuF0MMReg:0x6B80
2-182
GpuF0MMReg:0x6B84
GpuF0MMReg:0x6B88
GpuF0MMReg:0x6B8C
GpuF0MMReg:0x6B90
GpuF0MMReg:0x6B94
GpuF0MMReg:0x6B98
GpuF0MMReg:0x6B9C
GpuF0MMReg:0x6BA0
GpuF0MMReg:0x6BA4
GpuF0MMReg:0x6BA8
GpuF0MMReg:0x6BAC
GpuF0MMReg:0x6BB0
GpuF0MMReg:0x6C00
GpuF0MMReg:0x6C08
GpuF0MMReg:0x6C10
GpuF0MMReg:0x6C14
GpuF0MMReg:0x6C18
GpuF0MMReg:0x6C1C
GpuF0MMReg:0x6C20
GpuF0MMReg:0x6C24
GpuF0MMReg:0x6C40
GpuF0MMReg:0x6C48
GpuF0MMReg:0x6C50
GpuF0MMReg:0x6C54
GpuF0MMReg:0x6C58
GpuF0MMReg:0x6C5C
2-182
2-182
2-182
2-183
2-183
2-183
2-183
2-184
2-184
2-184
2-184
2-185
2-187
2-188
2-188
2-188
2-188
2-188
2-189
2-189
2-190
2-190
2-190
2-190
2-191
2-191
43451 780G Register Reference Guide (Pub) Rev 1.01
A-44
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
D2ICON_UPDATE
DCP_CRC_CONTROL
DCP_CRC_MASK
DCP_CRC_P0_CURRENT
DCP_CRC_P1_CURRENT
DCP_CRC_P0_LAST
DCP_CRC_P1_LAST
DCP_TILING_CONFIG
DCP_MULTI_CHIP_CNTL
DMIF_CONTROL
DMIF_STATUS
MCIF_CONTROL
DCP_LB_DATA_GAP_BETWEEN_
CHUNK
DC_LUTB_CONTROL
DC_LUTB_BLACK_OFFSET_BLU
E
DC_LUTB_BLACK_OFFSET_GRE
EN
DC_LUTB_BLACK_OFFSET_RED
DC_LUTB_WHITE_OFFSET_BLU
E
DC_LUTB_WHITE_OFFSET_GRE
EN
DC_LUTB_WHITE_OFFSET_RED
D2OVL_RT_SKEWCOMMAND
D2OVL_RT_SKEWCONTROL
D2OVL_RT_BAND_POSITION
D2OVL_RT_PROCEED_COND
D2OVL_RT_STAT
DAC_CONTROL
GpuF0MMReg:0x7058
LVTMA_TRANSMITTER_CONTRO
L
LVTMA_TRANSMITTER_ENABLE
LVTMA_LOAD_DETECT
LVTMA_MACRO_CONTROL
LVTMA_REG_TEST_OUTPUT
LVTMA_TRANSMITTER_DEBUG
LVTMA_TRANSMITTER_ADJUST
LVTMA_PREEMPHASIS_CONTRO
L
LVTMA_PWRSEQ_CNTL
LVTMA_PWRSEQ_STATE
LVTMA_PWRSEQ_REF_DIV
LVTMA_PWRSEQ_DELAY1
LVTMA_PWRSEQ_DELAY2
LVTMA_BL_MOD_CNTL
© 2009 Advanced Micro Devices, Inc.
Address
GpuF0MMReg:0x6C60
GpuF0MMReg:0x6C80
GpuF0MMReg:0x6C84
GpuF0MMReg:0x6C88
GpuF0MMReg:0x6C8C
GpuF0MMReg:0x6C90
GpuF0MMReg:0x6C94
GpuF0MMReg:0x6CA0
GpuF0MMReg:0x6CA4
GpuF0MMReg:0x6CB0
GpuF0MMReg:0x6CB4
GpuF0MMReg:0x6CB8
Secondary Address Additional Address
Page
2-191
2-200
2-201
2-201
2-201
2-201
2-201
2-202
2-203
2-204
2-204
2-205
GpuF0MMReg:0x6CBC
2-202
GpuF0MMReg:0x6CC0
2-198
GpuF0MMReg:0x6CC4
2-199
GpuF0MMReg:0x6CC8
2-199
GpuF0MMReg:0x6CCC
2-200
GpuF0MMReg:0x6CD0
2-200
GpuF0MMReg:0x6CD4
2-200
GpuF0MMReg:0x6CD8
GpuF0MMReg:0x6D00
GpuF0MMReg:0x6D04
GpuF0MMReg:0x6D08
GpuF0MMReg:0x6D0C
GpuF0MMReg:0x6D10
2-200
2-185
2-186
2-186
2-186
2-186
GpuF0MMReg:0x71
58
2-103
GpuF0MMReg:0x7F00
2-221
GpuF0MMReg:0x7F04
GpuF0MMReg:0x7F08
GpuF0MMReg:0x7F0C
GpuF0MMReg:0x7F10
GpuF0MMReg:0x7F14
GpuF0MMReg:0x7F18
2-220
2-220
2-221
2-222
2-222
2-222
GpuF0MMReg:0x7F1C
2-222
GpuF0MMReg:0x7F80
GpuF0MMReg:0x7F84
GpuF0MMReg:0x7F88
GpuF0MMReg:0x7F8C
GpuF0MMReg:0x7F90
GpuF0MMReg:0x7F94
2-218
2-219
2-218
2-218
2-218
2-219
43451 780G Register Reference Guide (Pub) Rev 1.01
A-45
Table 2-2 All Registers Sorted by Address (Continued)
Name
LVTMA_DATA_SYNCHRONIZATI
ON
D2OVL_ENABLE
D2OVL_CONTROL1
D2OVL_CONTROL2
D2OVL_SWAP_CNTL
D2OVL_SURFACE_ADDRESS
D2OVL_PITCH
D2OVL_SURFACE_OFFSET_X
D2OVL_SURFACE_OFFSET_Y
D2OVL_START
D2OVL_END
D2OVL_UPDATE
D2OVL_SURFACE_ADDRESS_IN
USE
D2OVL_DFQ_CONTROL
D2OVL_DFQ_STATUS
NB_HT_CLK_CNTL_RECEIVER_C
OMP_CNTL
NB_HT_CLK_CNTL_RECEIVER_C
OMP_CNTL
NB_HT_TRANS_COMP_CNTL
NB_HT_TRANS_COMP_CNTL
HTIU_UPSTREAM_CONFIG_9
HTIU_UPSTREAM_CONFIG_10
HTIU_UPSTREAM_CONFIG_11
HTIU_UPSTREAM_CONFIG_12
HTIU_UPSTREAM_CONFIG_19
Link_State_Control_0
Link_State_Control_1
Link_State_Control_2
Link_State_Control_3
Link_State_Control_4
Link_State_Control_5
Link_State_Control_6
Link_State_Control_7
Receiver_Control_0
Receiver_Control_1
Receiver_Control_2
Receiver_Control_3
HT_BIST_Extended_Control_0
HT_BIST_Extended_Control_1
Transmiter_Control_0
Transmiter_Control_1
Transmiter_Control_2
HT3PHY_CNTL_1
HT3PHY_CNTL_2
Address
Secondary Address Additional Address
Page
GpuF0MMReg:0x7F98
2-218
GpuF0MMReg\:0x6980
GpuF0MMReg\:0x6984
GpuF0MMReg\:0x6988
GpuF0MMReg\:0x698C
GpuF0MMReg\:0x6990
GpuF0MMReg\:0x6998
GpuF0MMReg\:0x699C
GpuF0MMReg\:0x69A0
GpuF0MMReg\:0x69A4
GpuF0MMReg\:0x69A8
GpuF0MMReg\:0x69AC
2-167
2-167
2-168
2-168
2-168
2-169
2-169
2-169
2-169
2-169
2-170
GpuF0MMReg\:0x69B0
2-170
GpuF0MMReg\:0x69B4
GpuF0MMReg\:0x69B8
2-171
2-171
HTIUNBIND:0x0
2-20
HTIUNBIND:0x0
2-387
HTIUNBIND:0x1
HTIUNBIND:0x1
HTIUNBIND:0x10
HTIUNBIND:0x11
HTIUNBIND:0x12
HTIUNBIND:0x13
HTIUNBIND:0x14
HTIUNBIND:0x15
HTIUNBIND:0x16
HTIUNBIND:0x17
HTIUNBIND:0x18
HTIUNBIND:0x19
HTIUNBIND:0x1A
HTIUNBIND:0x1B
HTIUNBIND:0x1C
HTIUNBIND:0x1D
HTIUNBIND:0x1E
HTIUNBIND:0x1F
HTIUNBIND:0x20
HTIUNBIND:0x21
HTIUNBIND:0x22
HTIUNBIND:0x23
HTIUNBIND:0x24
HTIUNBIND:0x25
HTIUNBIND:0x26
HTIUNBIND:0x27
2-19
2-388
2-379
2-379
2-379
2-379
2-380
2-381
2-382
2-382
2-382
2-382
2-383
2-383
2-383
2-384
2-385
2-385
2-385
2-385
2-385
2-386
2-386
2-387
2-389
2-389
43451 780G Register Reference Guide (Pub) Rev 1.01
A-46
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
HT3PHY_CNTL_3
HT3PHY_CNTL_4
HT3PHY_CNTL_5
HT3PHY_CNTL_6
HT3PHY_CNTL_7
NB_HTIU_SPARE
NB_LOWER_TOP_OF_DRAM2
NB_UPPER_TOP_OF_DRAM2
NB_HTIU_CFG
Receiver_Control_4
NB_HT_CLMC_I
NB_HT_CLMC_II
NB_HT_ARB_I
NB_HT_ARB_II
LS_History0
LS_History1
LS_History2
LS_History3
LS_History4
LS_History5
TX_B_P90PLL_IBias
HT3PHY_CNTL_8
HT3PHY_CNTL_9
HT3PHY_CNTL_10
HT3PHY_CNTL_11
HT3PHY_CNTL_12
HT3PHY_CNTL_13
HT3PHY_CNTL_14
HTIU_DEBUG
CLMC_I
CLMC_ReadBack
CLMC_CONTROL_I
CLMC_CONTROL_II
CLMC_CONTROL_III
CLMC_LMM_St1
CLMC_LMM_St2
CLMC_LMM_St3
CLMC_LMM_St4
CLMC_LMM_St5
CLMC_LMM_St6
CLMC_BWESTM_I
CLMC_BWESTM_ClientBw1
CLMC_BWESTM_ClientBw2
CLMC_BWESTM_ClientBw3
CLMC_BWESTM_ClientBw4
© 2009 Advanced Micro Devices, Inc.
Address
HTIUNBIND:0x28
HTIUNBIND:0x29
HTIUNBIND:0x2A
HTIUNBIND:0x2B
HTIUNBIND:0x2C
HTIUNBIND:0x2D
HTIUNBIND:0x30
HTIUNBIND:0x31
HTIUNBIND:0x32
HTIUNBIND:0x33
HTIUNBIND:0x34
HTIUNBIND:0x35
HTIUNBIND:0x36
HTIUNBIND:0x37
HTIUNBIND:0x40
HTIUNBIND:0x41
HTIUNBIND:0x42
HTIUNBIND:0x43
HTIUNBIND:0x44
HTIUNBIND:0x45
HTIUNBIND:0x46
HTIUNBIND:0x47
HTIUNBIND:0x48
HTIUNBIND:0x49
HTIUNBIND:0x4A
HTIUNBIND:0x4B
HTIUNBIND:0x4C
HTIUNBIND:0x4D
HTIUNBIND:0x5
HTIUNBIND:0x50
HTIUNBIND:0x51
HTIUNBIND:0x52
HTIUNBIND:0x53
HTIUNBIND:0x54
HTIUNBIND:0x55
HTIUNBIND:0x56
HTIUNBIND:0x57
HTIUNBIND:0x58
HTIUNBIND:0x59
HTIUNBIND:0x5A
HTIUNBIND:0x5B
HTIUNBIND:0x5C
HTIUNBIND:0x5D
HTIUNBIND:0x5E
HTIUNBIND:0x5F
Secondary Address Additional Address
Page
2-390
2-390
2-391
2-391
2-391
2-403
2-388
2-388
2-389
2-392
2-392
2-392
2-393
2-393
2-393
2-393
2-394
2-394
2-394
2-394
2-395
2-403
2-403
2-404
2-404
2-405
2-405
2-405
2-375
2-395
2-395
2-395
2-395
2-396
2-396
2-396
2-396
2-396
2-396
2-397
2-397
2-397
2-397
2-397
2-398
43451 780G Register Reference Guide (Pub) Rev 1.01
A-47
Table 2-2 All Registers Sorted by Address (Continued)
Name
HTIU_DOWNSTREAM_CONFIG
CLMC_BWESTM_ClientBw5
CLMC_BWESTM_ClientBw6
CLMC_BWESTM_ClientBw7
CLMC_BWESTM_ClientBw8
CLMC_BWESTM_ClientBw9
CLMC_BWESTM_BwRange1
CLMC_BWESTM_BwRange2
CLMC_BWESTM_BwRange3
CLMC_BWESTM_Timer1
CLMC_BWESTM_Timer2
CLMC_BWESTM_Timer3
CLMC_CONTROL_IV
CLMC_CONTROL_V
CLMC_CONTROL_VI
HTIU_UPSTREAM_CONFIG_0
LMM1
LMM2
LMM3
LMM4
LMM5
LMM6
LMM7
HTIU_UPSTREAM_CONFIG_13
HTIU_UPSTREAM_CONFIG_1
HTIU_UPSTREAM_CONFIG_2
HTIU_UPSTREAM_CONFIG_3
HTIU_UPSTREAM_CONFIG_4
HTIU_UPSTREAM_CONFIG_5
HTIU_UPSTREAM_CONFIG_6
HTIU_UPSTREAM_CONFIG_7
HTIU_UPSTREAM_CONFIG_8
NB_VENDOR_ID
NB_BAR1_RCRB
NB_BAR2_PM2
NB_BAR3_PCIEXP_MMCFG
NB_DEVICE_ID
NB_BAR3_UPPER_PCIEXP_MMC
FG
NB_ADAPTER_ID
NB_CAPABILITIES_PTR
NB_COMMAND
NB_HT_ERROR_RETRY_CAPABIL
ITY
NB_HT_ERROR_RETRY_CONTRO
L_STATUS
NB_HT_ERROR_RETRY_COUNT
Address
HTIUNBIND:0x6
HTIUNBIND:0x60
HTIUNBIND:0x61
HTIUNBIND:0x62
HTIUNBIND:0x63
HTIUNBIND:0x64
HTIUNBIND:0x65
HTIUNBIND:0x66
HTIUNBIND:0x67
HTIUNBIND:0x68
HTIUNBIND:0x69
HTIUNBIND:0x6A
HTIUNBIND:0x6B
HTIUNBIND:0x6C
HTIUNBIND:0x6D
HTIUNBIND:0x7
HTIUNBIND:0x70
HTIUNBIND:0x71
HTIUNBIND:0x72
HTIUNBIND:0x73
HTIUNBIND:0x74
HTIUNBIND:0x75
HTIUNBIND:0x76
HTIUNBIND:0x77
HTIUNBIND:0x8
HTIUNBIND:0x9
HTIUNBIND:0xA
HTIUNBIND:0xB
HTIUNBIND:0xC
HTIUNBIND:0xD
HTIUNBIND:0xE
HTIUNBIND:0xF
nbconfig:0x0
nbconfig:0x14
nbconfig:0x18
nbconfig:0x1C
nbconfig:0x2
Secondary Address Additional Address
Page
2-375
2-398
2-398
2-398
2-398
2-398
2-399
2-399
2-399
2-399
2-399
2-399
2-400
2-400
2-400
2-376
2-400
2-401
2-401
2-401
2-402
2-402
2-402
2-379
2-377
2-377
2-377
2-378
2-378
2-378
2-378
2-378
2-1
2-5
2-5
2-5
2-1
nbconfig:0x20
2-6
nbconfig:0x2C
nbconfig:0x34
nbconfig:0x4
2-6
2-6
2-1
nbconfig:0x40
2-8
nbconfig:0x44
2-9
nbconfig:0x48
2-9
43451 780G Register Reference Guide (Pub) Rev 1.01
A-48
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
NB_PCI_CTRL
NB_ADAPTER_ID_W
NB_UNITID_CLUMPING_CAPABI
LITY
NB_UNITID_CLUMPING_SUPPO
RT
NB_UNITID_CLUMPING_ENABL
E
NB_STATUS
NB_FDHC
NB_SMRAM
NB_EXSMRAM
NB_PMCR
NB_STRAP_READ_BACK
NB_MC_IND_INDEX
NB_MC_IND_DATA
SCRATCH_NBCFG
NB_IOC_CFG_CNTL
NB_REVISION_ID
NB_PCI_ARB
NB_CFG_STAT
NB_GC_STRAPS
NB_REGPROG_INF
NB_TOP_OF_DRAM_SLOT1
NB_HT3_CAPABILITY
NB_SUB_CLASS
NB_HT3_GLOBAL_LINK_TRAIN
NB_HT3_LINK_TRANSMITTER_C
ONF_0
NB_HT3_LINK_RECEIVER_CONF
_0
NB_HT3_LINK_TRAINING_0
NB_BASE_CODE
NB_HT3_RESERVED
NB_HT3_LINK_TRANSMITTER_C
ONF_1
NB_HT3_LINK_RECEIVER_CONF
_1
NB_HT3_LINK_TRAINING_1
NB_CACHE_LINE
NB_HT3_BIST_CONTROL
NB_HT_LINK_COMMAND
NB_HT_LINK_CONF_CNTL
NB_HT_LINK_END
NB_LATENCY
NB_HT_LINK_FREQ_CAP_A
NB_HT_LINK_FREQ_CAP_B
© 2009 Advanced Micro Devices, Inc.
Address
nbconfig:0x4C
nbconfig:0x50
Secondary Address Additional Address
Page
2-6
2-8
nbconfig:0x54
2-8
nbconfig:0x58
2-8
nbconfig:0x5C
2-8
nbconfig:0x6
nbconfig:0x68
nbconfig:0x69
nbconfig:0x6A
nbconfig:0x6B
nbconfig:0x6C
nbconfig:0x70
nbconfig:0x74
nbconfig:0x78
nbconfig:0x7C
nbconfig:0x8
nbconfig:0x84
nbconfig:0x88
nbconfig:0x8C
nbconfig:0x9
nbconfig:0x90
nbconfig:0x9C
nbconfig:0xA
nbconfig:0xA0
2-2
2-16
2-17
2-17
2-18
2-18
2-32
2-32
2-18
2-19
2-3
2-28
2-30
2-30
2-3
2-31
2-9
2-3
2-10
nbconfig:0xA4
2-11
nbconfig:0xA8
2-12
nbconfig:0xAC
nbconfig:0xB
nbconfig:0xB0
2-13
2-3
2-14
nbconfig:0xB4
2-14
nbconfig:0xB8
2-15
nbconfig:0xBC
nbconfig:0xC
nbconfig:0xC0
nbconfig:0xC4
nbconfig:0xC8
nbconfig:0xCC
nbconfig:0xD
nbconfig:0xD0
nbconfig:0xD4
2-15
2-3
2-16
2-20
2-21
2-22
2-4
2-22
2-22
43451 780G Register Reference Guide (Pub) Rev 1.01
A-49
Table 2-2 All Registers Sorted by Address (Continued)
Name
NB_HT_ENUMERATION_SCRATC
HPAD
NB_HT_MEMORY_BASE_UPPER
NB_HEADER
NB_BIST
NB_PERF_CNT_CTRL
NB_HT3_Power_management_Cap
ability
NB_HT3_Power_management_data
_port
MC_SYSTEM_STATUS
MC_GENERAL_PURPOSE
MC_FB_LOCATION
K8_FB_LOCATION
MC_MISC_UMA_CNTL
MC_UMA_ADDRESS_SWIZZLE_0
MC_UMA_ADDRESS_SWIZZLE_1
MC_CREDITS_CONTROL
MC_ISOC_CONTROL
MC_ISOC_ARB_CNTL
MC_ISOC_ARB_CNTL2
MC_ISOC_BW_LIM_WINDOW
MC_ISOC_BW_LIM_MAX
MC_ISOC_BW_LIM_CNTL
MC_LATENCY_COUNT_CNTL
MCB_LATENCY_COUNT_EVENT_
SP
MCB_LATENCY_COUNT_EVENT_
BIF
MCB_LATENCY_COUNT_EVENT_
UMA
MC_GENERAL_PURPOSE_2
MCD_LATENCY_COUNT_EVENT
_SP
MCD_LATENCY_COUNT_EVENT
_BIF
MCD_LATENCY_COUNT_EVENT
_UMA
MC_HTIU_GFX_RD_URGENT_C
ONTROL
MC_HTIU_GFX_WR_URGENT_C
ONTROL
MC_HTIU_ISOC_URGENT_CONT
ROL
HT_CLMC_I
HT_CLMC_II
HT_ARB_I
HT_ARB_II
HT_FORCE_I
HT_FORCE_II
Address
Secondary Address Additional Address
Page
nbconfig:0xD8
2-23
nbconfig:0xDC
nbconfig:0xE
nbconfig:0xF
nbconfig:0xF4
2-23
2-4
2-4
2-31
nbconfig:0xF8
2-4
nbconfig:0xFC
2-4
NBMCIND:0x0
NBMCIND:0x1
NBMCIND:0x10
NBMCIND:0x11
NBMCIND:0x12
NBMCIND:0x13
NBMCIND:0x14
NBMCIND:0x15
NBMCIND:0x16
NBMCIND:0x17
NBMCIND:0x18
NBMCIND:0x19
NBMCIND:0x1A
NBMCIND:0x1B
NBMCIND:0x1C
2-223
2-224
2-231
2-231
2-232
2-232
2-235
2-237
2-237
2-238
2-238
2-238
2-238
2-239
2-239
NBMCIND:0x1D
2-240
NBMCIND:0x1E
2-240
NBMCIND:0x1F
2-240
NBMCIND:0x2
2-225
NBMCIND:0x20
2-240
NBMCIND:0x21
2-240
NBMCIND:0x22
2-241
NBMCIND:0x23
2-241
NBMCIND:0x24
2-241
NBMCIND:0x25
2-241
NBMCIND:0x29
NBMCIND:0x2A
NBMCIND:0x2B
NBMCIND:0x2C
NBMCIND:0x2D
NBMCIND:0x2E
2-242
2-242
2-242
2-243
2-243
2-243
43451 780G Register Reference Guide (Pub) Rev 1.01
A-50
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
HT_FORCE_III
MC_GENERAL_PURPOSE_3
CPU_DRAM0_CS0_BASE
CPU_DRAM0_CS1_BASE
CPU_DRAM0_CS2_BASE
CPU_DRAM0_CS3_BASE
CPU_DRAM0_CS4_BASE
CPU_DRAM0_CS5_BASE
CPU_DRAM0_CS6_BASE
CPU_DRAM0_CS7_BASE
CPU_DRAM0_CS01_MASK
CPU_DRAM0_CS23_MASK
CPU_DRAM0_CS45_MASK
CPU_DRAM0_CS67_MASK
CPU_DRAM0_BANK_ADDR_MAP
PING
CPU_DRAM1_CS0_BASE
CPU_DRAM1_CS1_BASE
CPU_DRAM1_CS2_BASE
MC_IMP_CTRL_CNTL
CPU_DRAM1_CS3_BASE
CPU_DRAM1_CS4_BASE
CPU_DRAM1_CS5_BASE
CPU_DRAM1_CS6_BASE
CPU_DRAM1_CS7_BASE
CPU_DRAM1_CS01_MASK
CPU_DRAM1_CS23_MASK
CPU_DRAM1_CS45_MASK
CPU_DRAM1_CS67_MASK
CPU_DRAM1_BANK_ADDR_MAP
PING
CPU_DRAM_CNTL_SELECT_LO
CPU_DRAM_CNTL_SELECT_HI
CPU_DRAM_BASE_SYSTEM_ADD
RESS
CPU_DRAM_HOLE_ADDRESS
CPU_DRAM_LIMIT_SYSTEM_AD
DRESS
MC_DEBUG
MC_IMP_CTRL_REF
MC_BIST_CNTL0
MC_BIST_CNTL1
MC_BIST_MISMATCH_L
MC_BIST_MISMATCH_H
MC_MPLL_CONTROL
MC_BIST_PATTERN0L
MC_BIST_PATTERN0H
© 2009 Advanced Micro Devices, Inc.
Address
NBMCIND:0x2F
NBMCIND:0x3
NBMCIND:0x30
NBMCIND:0x31
NBMCIND:0x32
NBMCIND:0x33
NBMCIND:0x34
NBMCIND:0x35
NBMCIND:0x36
NBMCIND:0x37
NBMCIND:0x38
NBMCIND:0x39
NBMCIND:0x3A
NBMCIND:0x3B
Secondary Address Additional Address
Page
2-243
2-225
2-243
2-243
2-244
2-244
2-244
2-244
2-244
2-244
2-245
2-245
2-245
2-245
NBMCIND:0x3C
2-246
NBMCIND:0x3D
NBMCIND:0x3E
NBMCIND:0x3F
NBMCIND:0x4
NBMCIND:0x40
NBMCIND:0x41
NBMCIND:0x42
NBMCIND:0x43
NBMCIND:0x44
NBMCIND:0x45
NBMCIND:0x46
NBMCIND:0x47
NBMCIND:0x48
2-247
2-247
2-247
2-226
2-248
2-248
2-248
2-248
2-248
2-249
2-249
2-249
2-249
NBMCIND:0x49
2-249
NBMCIND:0x4A
NBMCIND:0x4B
2-251
2-251
NBMCIND:0x4C
2-251
NBMCIND:0x4D
2-251
NBMCIND:0x4E
2-251
NBMCIND:0x4F
NBMCIND:0x5
NBMCIND:0x5C
NBMCIND:0x5D
NBMCIND:0x5E
NBMCIND:0x5F
NBMCIND:0x6
NBMCIND:0x60
NBMCIND:0x61
2-251
2-226
2-252
2-252
2-253
2-253
2-227
2-253
2-253
43451 780G Register Reference Guide (Pub) Rev 1.01
A-51
Table 2-2 All Registers Sorted by Address (Continued)
Name
MC_BIST_PATTERN1L
MC_BIST_PATTERN1H
MC_BIST_PATTERN2L
MC_BIST_PATTERN2H
MC_BIST_PATTERN3L
MC_BIST_PATTERN3H
MC_BIST_PATTERN4L
MC_BIST_PATTERN4H
MC_BIST_PATTERN5L
MC_BIST_PATTERN5H
MC_BIST_PATTERN6L
MC_BIST_PATTERN6H
MC_BIST_PATTERN7L
MC_BIST_PATTERN7H
MC_MPLL_CONTROL2
MC_MPLL_CONTROL3
MC_MPLL_FREQ_CONTROL
MC_MPLL_SEQ_CONTROL
MCA_MEMORY_INIT_MRS
MCA_MEMORY_INIT_EMRS
MCA_MEMORY_INIT_EMRS2
MCA_MEMORY_INIT_EMRS3
MCA_MEMORY_INIT_SEQUENCE
_1
MCA_MEMORY_INIT_SEQUENCE
_2
MCA_MEMORY_INIT_SEQUENCE
_3
MCA_MEMORY_INIT_SEQUENCE
_4
MCA_TIMING_PARAMETERS_1
MCA_TIMING_PARAMETERS_2
MCA_TIMING_PARAMETERS_3
MCA_TIMING_PARAMETERS_4
MCA_MEMORY_TYPE
MC_MPLL_DIV_CONTROL
MCA_SEQ_CONTROL
MCA_RECEIVING
MCA_IN_TIMING_DQS_3210
MCA_DRIVING
MCA_OUT_TIMING
MCA_OUT_TIMING_DQ
MCA_OUT_TIMING_DQS
MCA_STRENGTH_N
MCA_STRENGTH_P
MCA_STRENGTH_STEP
MCA_STRENGTH_READ_BACK_
N
Address
NBMCIND:0x62
NBMCIND:0x63
NBMCIND:0x64
NBMCIND:0x65
NBMCIND:0x66
NBMCIND:0x67
NBMCIND:0x68
NBMCIND:0x69
NBMCIND:0x6A
NBMCIND:0x6B
NBMCIND:0x6C
NBMCIND:0x6D
NBMCIND:0x6E
NBMCIND:0x6F
NBMCIND:0x7
NBMCIND:0x8
NBMCIND:0x9
NBMCIND:0xA
NBMCIND:0xA0
NBMCIND:0xA1
NBMCIND:0xA2
NBMCIND:0xA3
Secondary Address Additional Address
Page
2-254
2-254
2-254
2-254
2-254
2-254
2-254
2-255
2-255
2-255
2-255
2-255
2-255
2-255
2-227
2-228
2-228
2-229
2-256
2-256
2-257
2-258
NBMCIND:0xA4
2-259
NBMCIND:0xA5
2-260
NBMCIND:0xA6
2-261
NBMCIND:0xA7
2-262
NBMCIND:0xA8
NBMCIND:0xA9
NBMCIND:0xAA
NBMCIND:0xAB
NBMCIND:0xAC
NBMCIND:0xB
NBMCIND:0xB0
NBMCIND:0xB1
NBMCIND:0xB2
NBMCIND:0xB4
NBMCIND:0xB5
NBMCIND:0xB6
NBMCIND:0xB7
NBMCIND:0xB8
NBMCIND:0xB9
NBMCIND:0xBA
2-263
2-264
2-264
2-266
2-267
2-229
2-267
2-269
2-270
2-271
2-273
2-275
2-275
2-276
2-276
2-277
NBMCIND:0xBB
2-279
43451 780G Register Reference Guide (Pub) Rev 1.01
A-52
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
MCA_STRENGTH_READ_BACK_P
MC_MCLK_CONTROL
MCA_PREBUF_SLEW_N
MCA_PREBUF_SLEW_P
MCA_GENERAL_PURPOSE
MCA_GENERAL_PURPOSE_2
MCA_OCD_CONTROL
MCA_DQ_DQS_READ_BACK
MCA_DQS_CLK_READ_BACK
MCA_MEMORY_INIT_MRS_PM
MCA_MEMORY_INIT_EMRS_PM
MCA_MEMORY_INIT_EMRS2_PM
MCA_MEMORY_INIT_EMRS3_PM
MCA_TIMING_PARAMETERS_1_
PM
MCA_TIMING_PARAMETERS_2_
PM
MCA_TIMING_PARAMETERS_3_
PM
MCA_TIMING_PARAMETERS_4_
PM
NB_MEM_CH_CNTL0
MCA_IN_TIMING_DQS_3210_PM
MCA_OUT_TIMING_DQ_PM
MCA_OUT_TIMING_DQS_PM
MCA_MX1X2X_DQ
MCA_MX1X2X_DQS
MCA_DLL_MASTER_0
MCA_DLL_MASTER_1
NB_MEM_CH_CNTL1
MCA_DLL_SLAVE_RD_0
MCA_DLL_SLAVE_RD_1
MCA_DLL_SLAVE_WR_0
MCA_DLL_SLAVE_WR_1
NB_MEM_CH_CNTL2
MCA_RESERVED_0
MCA_RESERVED_1
MCA_RESERVED_2
MCA_RESERVED_3
MCA_RESERVED_4
MCA_RESERVED_5
MCA_RESERVED_6
MCA_RESERVED_7
NB_CNTL
NB_IOC_DEBUG
DFT_CNTL2
NB_BUS_NUM_CNTL
© 2009 Advanced Micro Devices, Inc.
Address
NBMCIND:0xBC
NBMCIND:0xC
NBMCIND:0xC1
NBMCIND:0xC2
NBMCIND:0xC3
NBMCIND:0xC4
NBMCIND:0xC5
NBMCIND:0xC6
NBMCIND:0xC7
NBMCIND:0xC8
NBMCIND:0xC9
NBMCIND:0xCA
NBMCIND:0xCB
Secondary Address Additional Address
Page
2-279
2-230
2-280
2-281
2-281
2-282
2-284
2-284
2-284
2-285
2-286
2-287
2-288
NBMCIND:0xCC
2-289
NBMCIND:0xCD
2-290
NBMCIND:0xCE
2-290
NBMCIND:0xCF
2-292
NBMCIND:0xD
NBMCIND:0xD0
NBMCIND:0xD2
NBMCIND:0xD3
NBMCIND:0xD6
NBMCIND:0xD7
NBMCIND:0xD8
NBMCIND:0xD9
NBMCIND:0xE
NBMCIND:0xE0
NBMCIND:0xE1
NBMCIND:0xE8
NBMCIND:0xE9
NBMCIND:0xF
NBMCIND:0xF0
NBMCIND:0xF1
NBMCIND:0xF2
NBMCIND:0xF3
NBMCIND:0xF4
NBMCIND:0xF5
NBMCIND:0xF6
NBMCIND:0xF7
NBMISCIND:0x0
NBMISCIND:0x1
NBMISCIND:0x10
NBMISCIND:0x11
2-230
2-293
2-294
2-294
2-295
2-295
2-296
2-296
2-231
2-297
2-297
2-297
2-297
2-231
2-298
2-298
2-298
2-298
2-298
2-298
2-298
2-299
2-300
2-300
2-304
2-304
43451 780G Register Reference Guide (Pub) Rev 1.01
A-53
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_CORE_ARB
NB_TOM_PCI
NB_MMIOBASE
NB_MMIOLIMIT
DFT_CNTL4
NB_BIF_SPARE
NB_INTERRUPT_PIN
NB_SPARE1
NB_PROG_DEVICE_REMAP_0
NB_PROG_DEVICE_REMAP_1
PCIE_NBCFG_REGA
PCIE_NBCFG_REGB
PCIE_NBCFG_REGC
PCIE_NBCFG_REGD
PCIE_NBCFG_REGE
PCIE_NBCFG_REGF
PCIE_NBCFG_REG10
PCIE_NBCFG_REG11
PCIE_NBCFG_REG12
PCIE_NBCFG_REG13
PCIE_NBCFG_REG14
PCIE_NBCFG_REG15
PCIE_NBCFG_REG16
PCIE_NBCFG_REG17
NB_STRAPS_READBACK_MUX
IOC_LAT_PERF_CNTR_CNTL
IOC_LAT_PERF_CNTR_OUT
PCIE_NBCFG_REG2
PCIE_NBCFG_REG3
PCIE_NBCFG_REG4
PCIE_NBCFG_REG5
PCIE_NBCFG_REG6
PCIE_NBCFG_REG7
PCIE_NBCFG_REG8
PCIE_NBCFG_REG9
NB_BROADCAST_BASE_LO
NB_BROADCAST_BASE_HI
NB_BROADCAST_CNTL
NB_APIC_P2P_CNTL
NB_APIC_P2P_RANGE_0
NB_APIC_P2P_RANGE_1
NB_STRAPS_READBACK_DATA
GPIO_PAD
GPIO_PAD_CNTL_PU_PD
GPIO_PAD_SCHMEM_OE
GPIO_PAD_SP_SN
Address
NBMISCIND:0x12
NBMISCIND:0x16
NBMISCIND:0x17
NBMISCIND:0x18
NBMISCIND:0x1D
NBMISCIND:0x1E
NBMISCIND:0x1F
NBMISCIND:0x2
NBMISCIND:0x20
NBMISCIND:0x21
NBMISCIND:0x22
NBMISCIND:0x23
NBMISCIND:0x24
NBMISCIND:0x25
NBMISCIND:0x26
NBMISCIND:0x27
NBMISCIND:0x28
NBMISCIND:0x29
NBMISCIND:0x2A
NBMISCIND:0x2B
NBMISCIND:0x2C
NBMISCIND:0x2D
NBMISCIND:0x2E
NBMISCIND:0x2F
NBMISCIND:0x3
NBMISCIND:0x30
NBMISCIND:0x31
NBMISCIND:0x32
NBMISCIND:0x33
NBMISCIND:0x34
NBMISCIND:0x35
NBMISCIND:0x36
NBMISCIND:0x37
NBMISCIND:0x38
NBMISCIND:0x39
NBMISCIND:0x3A
NBMISCIND:0x3B
NBMISCIND:0x3C
NBMISCIND:0x3D
NBMISCIND:0x3E
NBMISCIND:0x3F
NBMISCIND:0x4
NBMISCIND:0x40
NBMISCIND:0x41
NBMISCIND:0x42
NBMISCIND:0x43
43451 780G Register Reference Guide (Pub) Rev 1.01
A-54
Secondary Address Additional Address
Page
2-305
2-305
2-305
2-305
2-324
2-305
2-306
2-300
2-306
2-306
2-308
2-308
2-308
2-308
2-308
2-308
2-309
2-309
2-310
2-310
2-310
2-311
2-311
2-310
2-300
2-306
2-306
2-307
2-307
2-307
2-307
2-307
2-307
2-307
2-308
2-312
2-312
2-312
2-312
2-313
2-313
2-301
2-313
2-314
2-314
2-315
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
DFT_VIP_IO_GPIO
DFT_VIP_IO_GPIO_OR
IOC_JTAG_CNTL
PCIE_GFX_P2P_CONTROL
PCIE_GFX_P2P_ARBITRER_CON
TROL
GPIO_SDVO_HPD
DFT_CNTL0
IOC_PCIE_D2_CSR_Count
IOC_PCIE_D2_CSR_Count
IOC_PCIE_D2_CNTL
IOC_PCIE_D2_CNTL
IOC_PCIE_D3_CSR_Count
IOC_PCIE_D3_CSR_Count
IOC_PCIE_D3_CNTL
IOC_PCIE_D3_CNTL
IOC_PCIE_D4_CSR_Count
IOC_PCIE_D4_CSR_Count
IOC_PCIE_D4_CNTL
IOC_PCIE_D4_CNTL
IOC_PCIE_D5_CSR_Count
IOC_PCIE_D5_CSR_Count
IOC_PCIE_D5_CNTL
IOC_PCIE_D5_CNTL
IOC_PCIE_D6_CSR_Count
IOC_PCIE_D6_CSR_Count
IOC_PCIE_D6_CNTL
IOC_PCIE_D6_CNTL
IOC_PCIE_D7_CSR_Count
IOC_PCIE_D7_CSR_Count
IOC_PCIE_D7_CNTL
IOC_PCIE_D7_CNTL
IOC_PCIE_D9_CSR_Count
IOC_PCIE_D9_CSR_Count
IOC_PCIE_D9_CNTL
IOC_PCIE_D9_CNTL
IOC_PCIE_D10_CSR_Count
IOC_PCIE_D10_CSR_Count
IOC_PCIE_D10_CNTL
IOC_PCIE_D10_CNTL
DFT_CNTL1
IOC_PCIE_D11_CSR_Count
IOC_PCIE_D11_CSR_Count
IOC_PCIE_D11_CNTL
IOC_PCIE_D11_CNTL
IOC_PCIE_D12_CSR_Count
© 2009 Advanced Micro Devices, Inc.
Address
NBMISCIND:0x44
NBMISCIND:0x45
NBMISCIND:0x47
NBMISCIND:0x48
Secondary Address Additional Address
Page
2-315
2-315
2-324
2-324
NBMISCIND:0x49
2-324
NBMISCIND:0x4A
NBMISCIND:0x5
NBMISCIND:0x50
NBMISCIND:0x50
NBMISCIND:0x51
NBMISCIND:0x51
NBMISCIND:0x52
NBMISCIND:0x52
NBMISCIND:0x53
NBMISCIND:0x53
NBMISCIND:0x54
NBMISCIND:0x54
NBMISCIND:0x55
NBMISCIND:0x55
NBMISCIND:0x56
NBMISCIND:0x56
NBMISCIND:0x57
NBMISCIND:0x57
NBMISCIND:0x58
NBMISCIND:0x58
NBMISCIND:0x59
NBMISCIND:0x59
NBMISCIND:0x5A
NBMISCIND:0x5A
NBMISCIND:0x5B
NBMISCIND:0x5B
NBMISCIND:0x5C
NBMISCIND:0x5C
NBMISCIND:0x5D
NBMISCIND:0x5D
NBMISCIND:0x5E
NBMISCIND:0x5E
NBMISCIND:0x5F
NBMISCIND:0x5F
NBMISCIND:0x6
NBMISCIND:0x60
NBMISCIND:0x60
NBMISCIND:0x61
NBMISCIND:0x61
NBMISCIND:0x62
2-325
2-301
2-23
2-315
2-23
2-315
2-24
2-316
2-24
2-316
2-24
2-316
2-24
2-316
2-25
2-317
2-25
2-317
2-25
2-317
2-25
2-317
2-26
2-318
2-26
2-318
2-26
2-318
2-26
2-318
2-27
2-319
2-27
2-319
2-301
2-27
2-319
2-27
2-319
2-28
43451 780G Register Reference Guide (Pub) Rev 1.01
A-55
Table 2-2 All Registers Sorted by Address (Continued)
Name
IOC_PCIE_D12_CSR_Count
IOC_PCIE_D12_CNTL
IOC_PCIE_D12_CNTL
StrapsOutputMux_4
StrapsOutputMux_5
StrapsOutputMux_6
StrapsOutputMux_7
StrapsOutputMux_8
StrapsOutputMux_9
StrapsOutputMux_A
StrapsOutputMux_B
StrapsOutputMux_C
StrapsOutputMux_D
StrapsOutputMux_E
StrapsOutputMux_F
PCIE_PDNB_CNTL
StrapsOutputMux_0
StrapsOutputMux_1
StrapsOutputMux_2
StrapsOutputMux_3
SCRATCH_4
SCRATCH_5
SCRATCH_6
SCRATCH_7
SCRATCH_8
SCRATCH_9
DFT_CNTL3
PCIE_LINK_CFG
IOC_DMA_ARBITER
IOC_PCIE_CSR_Count
IOC_PCIE_CNTL
IOC_P2P_CNTL
IOCIsocMapAddr_LO
IOCIsocMapAddr_HI
NB_PCIE_VENDOR_ID
NB_PCIE_VENDOR_SPECIFIC_E
NH_CAP_LIST
NB_PCIE_VENDOR_SPECIFIC_H
DR
NB_PCIE_VENDOR_SPECIFIC1
NB_PCIE_VENDOR_SPECIFIC2
NB_PCIE_VC_ENH_CAP_LIST
NB_PCIE_PORT_VC_CAP_REG1
NB_PCIE_PORT_VC_CAP_REG2
NB_PCIE_PORT_VC_CNTL
NB_PCIE_PORT_VC_STATUS
NB_PCIE_VC0_RESOURCE_CAP
Address
NBMISCIND:0x62
NBMISCIND:0x63
NBMISCIND:0x63
NBMISCIND:0x64
NBMISCIND:0x65
NBMISCIND:0x66
NBMISCIND:0x67
NBMISCIND:0x68
NBMISCIND:0x69
NBMISCIND:0x6A
NBMISCIND:0x6B
NBMISCIND:0x6C
NBMISCIND:0x6D
NBMISCIND:0x6E
NBMISCIND:0x6F
NBMISCIND:0x7
NBMISCIND:0x70
NBMISCIND:0x71
NBMISCIND:0x72
NBMISCIND:0x73
NBMISCIND:0x74
NBMISCIND:0x75
NBMISCIND:0x76
NBMISCIND:0x77
NBMISCIND:0x78
NBMISCIND:0x79
NBMISCIND:0x7B
NBMISCIND:0x8
NBMISCIND:0x9
NBMISCIND:0xA
NBMISCIND:0xB
NBMISCIND:0xC
NBMISCIND:0xE
NBMISCIND:0xF
pcieConfigDev[12:2]:0x0
Secondary Address Additional Address
Page
2-320
2-28
2-320
2-321
2-321
2-321
2-321
2-321
2-322
2-322
2-322
2-322
2-322
2-322
2-322
2-301
2-320
2-320
2-321
2-321
2-323
2-323
2-323
2-323
2-323
2-323
2-323
2-302
2-303
2-303
2-303
2-304
2-304
2-304
2-33
pcieConfigDev[12:2]:0x100
2-48
pcieConfigDev[12:2]:0x104
2-49
pcieConfigDev[12:2]:0x108
pcieConfigDev[12:2]:0x10C
pcieConfigDev[12:2]:0x110
pcieConfigDev[12:2]:0x114
pcieConfigDev[12:2]:0x118
pcieConfigDev[12:2]:0x11C
pcieConfigDev[12:2]:0x11E
pcieConfigDev[12:2]:0x120
2-49
2-49
2-49
2-49
2-50
2-50
2-50
2-50
43451 780G Register Reference Guide (Pub) Rev 1.01
A-56
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
NB_PCIE_VC0_RESOURCE_CNTL
NB_PCIE_VC0_RESOURCE_STAT
US
NB_PCIE_VC1_RESOURCE_CAP
NB_PCIE_VC1_RESOURCE_CNTL
NB_PCIE_VC1_RESOURCE_STAT
US
NB_PCIE_DEV_SERIAL_NUM_EN
H_CAP_LIST
NB_PCIE_DEV_SERIAL_NUM_D
W1
NB_PCIE_DEV_SERIAL_NUM_D
W2
NB_PCIE_ADV_ERR_RPT_ENH_C
AP_LIST
NB_PCIE_UNCORR_ERR_STATUS
NB_PCIE_UNCORR_ERR_MASK
NB_PCIE_UNCORR_ERR_SEVERI
TY
NB_PCIE_CORR_ERR_STATUS
NB_PCIE_CORR_ERR_MASK
NB_PCIE_ADV_ERR_CAP_CNTL
NB_PCIE_HDR_LOG0
NB_PCIE_HDR_LOG1
NB_PCIE_HDR_LOG2
NB_PCIE_HDR_LOG3
NB_PCIE_ROOT_ERR_CMD
NB_PCIE_SUB_BUS_NUMBER_L
ATENCY
NB_PCIE_ROOT_ERR_STATUS
NB_PCIE_ERR_SRC_ID
NB_PCIE_IO_BASE_LIMIT
NB_PCIE_SECONDARY_STATUS
NB_PCIE_DEVICE_ID
NB_PCIE_MEM_BASE_LIMIT
NB_PCIE_PREF_BASE_LIMIT
NB_PCIE_PREF_BASE_UPPER
NB_PCIE_PREF_LIMIT_UPPER
NB_PCIE_IO_BASE_LIMIT_HI
NB_PCIE_CAP_PTR
NB_PCIE_INTERRUPT_LINE
NB_PCIE_INTERRUPT_PIN
NB_PCIE_IRQ_BRIDGE_CNTL
NB_PCIE_COMMAND
NB_PCIE_PMI_CAP_LIST
NB_PCIE_PMI_CAP
NB_PCIE_PMI_STATUS_CNTL
NB_PCIE_CAP_LIST
© 2009 Advanced Micro Devices, Inc.
Address
pcieConfigDev[12:2]:0x124
Secondary Address Additional Address
Page
2-50
pcieConfigDev[12:2]:0x12A
2-51
pcieConfigDev[12:2]:0x12C
pcieConfigDev[12:2]:0x130
2-51
2-51
pcieConfigDev[12:2]:0x136
2-51
pcieConfigDev[12:2]:0x140
2-52
pcieConfigDev[12:2]:0x144
2-52
pcieConfigDev[12:2]:0x148
2-52
pcieConfigDev[12:2]:0x150
2-52
pcieConfigDev[12:2]:0x154
pcieConfigDev[12:2]:0x158
2-52
2-53
pcieConfigDev[12:2]:0x15C
2-53
pcieConfigDev[12:2]:0x160
pcieConfigDev[12:2]:0x164
pcieConfigDev[12:2]:0x168
pcieConfigDev[12:2]:0x16C
pcieConfigDev[12:2]:0x170
pcieConfigDev[12:2]:0x174
pcieConfigDev[12:2]:0x178
pcieConfigDev[12:2]:0x17C
2-53
2-54
2-54
2-54
2-54
2-54
2-55
2-55
pcieConfigDev[12:2]:0x18
2-36
pcieConfigDev[12:2]:0x180
pcieConfigDev[12:2]:0x184
pcieConfigDev[12:2]:0x1C
pcieConfigDev[12:2]:0x1E
pcieConfigDev[12:2]:0x2
pcieConfigDev[12:2]:0x20
pcieConfigDev[12:2]:0x24
pcieConfigDev[12:2]:0x28
pcieConfigDev[12:2]:0x2C
pcieConfigDev[12:2]:0x30
pcieConfigDev[12:2]:0x34
pcieConfigDev[12:2]:0x3C
pcieConfigDev[12:2]:0x3D
pcieConfigDev[12:2]:0x3E
pcieConfigDev[12:2]:0x4
pcieConfigDev[12:2]:0x50
pcieConfigDev[12:2]:0x52
pcieConfigDev[12:2]:0x54
pcieConfigDev[12:2]:0x58
2-55
2-55
2-36
2-37
2-33
2-37
2-37
2-38
2-38
2-38
2-38
2-39
2-39
2-38
2-34
2-39
2-39
2-40
2-40
43451 780G Register Reference Guide (Pub) Rev 1.01
A-57
Table 2-2 All Registers Sorted by Address (Continued)
Name
NB_PCIE_CAP
NB_PCIE_DEVICE_CAP
NB_PCIE_STATUS
NB_PCIE_DEVICE_CNTL
NB_PCIE_DEVICE_STATUS
NB_PCIE_LINK_CAP
NB_PCIE_LINK_CNTL
NB_PCIE_LINK_STATUS
NB_PCIE_SLOT_CAP
NB_PCIE_SLOT_CNTL
NB_PCIE_SLOT_STATUS
NB_PCIE_ROOT_CNTL
NB_PCIE_ROOT_CAP
NB_PCIE_ROOT_STATUS
NB_PCIE_DEVICE_CAP2
NB_PCIE_REVISION_ID
NB_PCIE_DEVICE_CNTL2
NB_PCIE_DEVICE_STATUS2
NB_PCIE_LINK_CAP2
NB_PCIE_LINK_CNTL2
NB_PCIE_LINK_STATUS2
NB_PCIE_SLOT_CAP2
NB_PCIE_PROG_INTERFACE
NB_PCIE_SLOT_CNTL2
NB_PCIE_SLOT_STATUS2
NB_PCIE_SUB_CLASS
NB_PCIE_MSI_CAP_LIST
NB_PCIE_MSI_MSG_CNTL
NB_PCIE_MSI_MSG_ADDR_LO
NB_PCIE_MSI_MSG_ADDR_HI
NB_PCIE_MSI_MSG_DATA
NB_PCIE_MSI_MSG_DATA_64
NB_PCIE_BASE_CLASS
NB_PCIE_SSID_CAP_LIST
NB_PCIE_SSID_ID
NB_PCIE_MSI_MAP_CAP_LIST
NB_PCIE_CACHE_LINE
NB_PCIE_LATENCY
NB_PCIE_HEADER
PCIE_PORT_INDEX
PCIE_PORT_DATA
NB_PCIE_BIST
PCIE_RESERVED
PCIE_SCRATCH
PCIE_CNTL
PCIE_CONFIG_CNTL
Address
pcieConfigDev[12:2]:0x5A
pcieConfigDev[12:2]:0x5C
pcieConfigDev[12:2]:0x6
pcieConfigDev[12:2]:0x60
pcieConfigDev[12:2]:0x62
pcieConfigDev[12:2]:0x64
pcieConfigDev[12:2]:0x68
pcieConfigDev[12:2]:0x6A
pcieConfigDev[12:2]:0x6C
pcieConfigDev[12:2]:0x70
pcieConfigDev[12:2]:0x72
pcieConfigDev[12:2]:0x74
pcieConfigDev[12:2]:0x76
pcieConfigDev[12:2]:0x78
pcieConfigDev[12:2]:0x7C
pcieConfigDev[12:2]:0x8
pcieConfigDev[12:2]:0x80
pcieConfigDev[12:2]:0x82
pcieConfigDev[12:2]:0x84
pcieConfigDev[12:2]:0x88
pcieConfigDev[12:2]:0x8A
pcieConfigDev[12:2]:0x8C
pcieConfigDev[12:2]:0x9
pcieConfigDev[12:2]:0x90
pcieConfigDev[12:2]:0x92
pcieConfigDev[12:2]:0xA
pcieConfigDev[12:2]:0xA0
pcieConfigDev[12:2]:0xA2
pcieConfigDev[12:2]:0xA4
pcieConfigDev[12:2]:0xA8
pcieConfigDev[12:2]:0xA8
pcieConfigDev[12:2]:0xAC
pcieConfigDev[12:2]:0xB
pcieConfigDev[12:2]:0xB0
pcieConfigDev[12:2]:0xB4
pcieConfigDev[12:2]:0xB8
pcieConfigDev[12:2]:0xC
pcieConfigDev[12:2]:0xD
pcieConfigDev[12:2]:0xE
pcieConfigDev[12:2]:0xE0
pcieConfigDev[12:2]:0xE4
pcieConfigDev[12:2]:0xF
PCIEIND:0x0
PCIEIND:0x1
PCIEIND:0x10
PCIEIND:0x11
43451 780G Register Reference Guide (Pub) Rev 1.01
A-58
Secondary Address Additional Address
Page
2-40
2-40
2-34
2-41
2-41
2-42
2-42
2-43
2-43
2-43
2-44
2-44
2-44
2-44
2-45
2-35
2-45
2-45
2-45
2-45
2-46
2-46
2-35
2-46
2-46
2-35
2-46
2-47
2-47
2-47
2-48
2-47
2-35
2-48
2-48
2-48
2-35
2-36
2-36
2-33
2-33
2-36
2-326
2-326
2-327
2-327
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_DEBUG_CNTL
PCIE_RTR_CPL_TIMEOUT_STAT
US
PCIE_CI_SLV_R_RTR_TIMEOUT_
CNTL
PCIE_CI_MST_R_RTR_TIMEOUT
_CNTL
PCIE_CI_MST_C_RTR_TIMEOUT
_CNTL
PCIE_REG_R_RTR_TIMEOUT_CN
TL
PCIE_TX_SLVCPL_TIMEOUT_CN
TL
PCIE_TX_SLVCPL_NS_TIMEOUT
_CNTL
PCIE_CNTL2
PCIE_HW_DEBUG
PCIE_CI_CNTL
PCIE_BUS_CNTL
PCIE_LC_STATE6
PCIE_LC_STATE7
PCIE_LC_STATE8
PCIE_LC_STATE9
PCIE_LC_STATE10
PCIE_LC_STATE11
PCIE_LC_STATUS1
PCIE_LC_STATUS2
PCIE_WPR_CNTL
PCIE_RX_LAST_TLP0
PCIE_RX_LAST_TLP1
PCIE_RX_LAST_TLP2
PCIE_RX_LAST_TLP3
PCIE_TX_LAST_TLP0
PCIE_TX_LAST_TLP1
PCIE_TX_LAST_TLP2
PCIE_TX_LAST_TLP3
PCIE_I2C_DEBUG_BUS
PCIE_I2C_REG_ADDR_EXPAND
PCIE_I2C_REG_DATA
PCIE_CFG_CNTL
PCIE_P_CNTL
PCIE_P_BUF_STATUS
PCIE_P_DECODER_STATUS
PCIE_P_MISC_DEBUG_STATUS
PCIE_P_PLL_CNTL
PCIE_P_RCVR_DEBUG_CNTL
PCIE_P_SYMSYNC_CTL
© 2009 Advanced Micro Devices, Inc.
Address
PCIEIND:0x12
Secondary Address Additional Address
Page
2-328
PCIEIND:0x13
2-328
PCIEIND:0x14
2-329
PCIEIND:0x15
2-329
PCIEIND:0x16
2-329
PCIEIND:0x17
2-329
PCIEIND:0x18
2-330
PCIEIND:0x19
2-330
PCIEIND:0x1C
PCIEIND:0x2
PCIEIND:0x20
PCIEIND:0x21
PCIEIND:0x22
PCIEIND:0x23
PCIEIND:0x24
PCIEIND:0x25
PCIEIND:0x26
PCIEIND:0x27
PCIEIND:0x28
PCIEIND:0x29
PCIEIND:0x30
PCIEIND:0x31
PCIEIND:0x32
PCIEIND:0x33
PCIEIND:0x34
PCIEIND:0x35
PCIEIND:0x36
PCIEIND:0x37
PCIEIND:0x38
PCIEIND:0x39
PCIEIND:0x3A
PCIEIND:0x3B
PCIEIND:0x3C
PCIEIND:0x40
PCIEIND:0x41
PCIEIND:0x42
PCIEIND:0x43
PCIEIND:0x44
PCIEIND:0x45
PCIEIND:0x46
2-330
2-326
2-331
2-331
2-332
2-332
2-332
2-332
2-332
2-333
2-333
2-333
2-333
2-333
2-334
2-334
2-334
2-334
2-334
2-334
2-334
2-335
2-335
2-335
2-335
2-336
2-337
2-338
2-339
2-341
2-341
2-343
43451 780G Register Reference Guide (Pub) Rev 1.01
A-59
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_P_RXP_ERR_RETRAIN_CTL
PCIE_PI_RCVL0S_FTS_DET
PCIE_P_IMP_CNTL_STRENGTH
PCIE_P_IMP_CNTL_UPDATE
PCIE_P_STR_CNTL_UPDATE
PCIE_P_PAD_MISC_CNTL
PCIE_P_PAD_FORCE_EN
PCIE_P_PAD_FORCE_DIS
PCIE_PERF_LATENCY_CNTL
PCIE_PERF_LATENCY_REQ_ID
PCIE_PERF_LATENCY_TAG
PCIE_PERF_LATENCY_THRESH
OLD
PCIE_PERF_LATENCY_MAX
PCIE_PERF_LATENCY_TIMER_L
O
PCIE_PERF_LATENCY_TIMER_H
I
PCIE_PERF_LATENCY_COUNTE
R0
PCIE_PERF_LATENCY_COUNTE
R1
PCIE_PERF_MAS_ACC_START_L
O
PCIE_PERF_MAS_ACC_END_LO
PCIE_PERF_MAS_ACC_START_E
ND_HI
PCIE_PERF_SLV_ACC_LO
PCIE_PERF_SLV_ACC_HI
PCIE_STRAP_MISC
PCIE_STRAP_MISC2
PCIE_STRAP_PI
PCIE_B_P90_CNTL
PCIE_STRAP_I2C_BD
PCIE_P90RX_PRBS10_CNTL
PCIE_P90_BRX_PRBS10_ER
PCIE_PRBS_CLR
PCIE_PRBS_STATUS1
PCIE_PRBS_STATUS2
PCIE_PRBS_FREERUN
PCIE_PRBS_MISC
PCIE_PRBS_USER_PATTERN
PCIE_PRBS_LO_BITCNT
PCIE_PRBS_HI_BITCNT
PCIE_PRBS_ERRCNT_0
PCIE_PRBS_ERRCNT_1
PCIE_PRBS_ERRCNT_2
PCIE_PRBS_ERRCNT_3
Address
PCIEIND:0x47
PCIEIND:0x50
PCIEIND:0x60
PCIEIND:0x61
PCIEIND:0x62
PCIEIND:0x63
PCIEIND:0x64
PCIEIND:0x65
PCIEIND:0x70
PCIEIND:0x71
PCIEIND:0x72
Secondary Address Additional Address
Page
2-343
2-343
2-344
2-344
2-344
2-345
2-345
2-345
2-346
2-346
2-347
PCIEIND:0x73
2-347
PCIEIND:0x74
2-347
PCIEIND:0x75
2-347
PCIEIND:0x76
2-347
PCIEIND:0x77
2-347
PCIEIND:0x78
2-347
PCIEIND:0xA0
2-348
PCIEIND:0xA1
2-348
PCIEIND:0xA2
2-348
PCIEIND:0xA3
PCIEIND:0xA4
PCIEIND:0xC0
PCIEIND:0xC1
PCIEIND:0xC2
PCIEIND:0xC3
PCIEIND:0xC4
PCIEIND:0xC6
PCIEIND:0xC7
PCIEIND:0xC8
PCIEIND:0xC9
PCIEIND:0xCA
PCIEIND:0xCB
PCIEIND:0xCC
PCIEIND:0xCD
PCIEIND:0xCE
PCIEIND:0xCF
PCIEIND:0xD0
PCIEIND:0xD1
PCIEIND:0xD2
PCIEIND:0xD3
2-348
2-348
2-348
2-349
2-349
2-349
2-349
2-350
2-350
2-350
2-350
2-350
2-350
2-351
2-351
2-351
2-351
2-351
2-352
2-352
2-352
43451 780G Register Reference Guide (Pub) Rev 1.01
A-60
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_PRBS_ERRCNT_4
PCIE_PRBS_ERRCNT_5
PCIE_PRBS_ERRCNT_6
PCIE_PRBS_ERRCNT_7
PCIE_PRBS_ERRCNT_8
PCIE_PRBS_ERRCNT_9
PCIE_PRBS_ERRCNT_10
PCIE_PRBS_ERRCNT_11
PCIE_PRBS_ERRCNT_12
PCIE_PRBS_ERRCNT_13
PCIE_PRBS_ERRCNT_14
PCIE_PRBS_ERRCNT_15
PCIE_RX_NUM_NACK
PCIE_P_DECODE_ERR_CNTL
PCIE_RX_NUM_NACK_GENERAT
ED
PCIE_P_DECODE_ERR_CNT_0
PCIE_P_DECODE_ERR_CNT_1
PCIE_P_DECODE_ERR_CNT_2
PCIE_P_DECODE_ERR_CNT_3
PCIE_P_DECODE_ERR_CNT_4
PCIE_P_DECODE_ERR_CNT_5
PCIE_P_DECODE_ERR_CNT_6
PCIE_P_DECODE_ERR_CNT_7
PCIE_P_DECODE_ERR_CNT_8
PCIE_P_DECODE_ERR_CNT_9
PCIE_P_DECODE_ERR_CNT_10
PCIE_P_DECODE_ERR_CNT_11
PCIE_P_DECODE_ERR_CNT_12
PCIE_P_DECODE_ERR_CNT_13
PCIE_P_DECODE_ERR_CNT_14
PCIE_P_DECODE_ERR_CNT_15
PCIEP_RESERVED
PCIEP_SCRATCH
PCIEP_PORT_CNTL
PCIEP_HW_DEBUG
PCIE_TX_CNTL
PCIE_TX_REQUESTER_ID
PCIE_TX_VENDOR_SPECIFIC
PCIE_TX_REQUEST_NUM_CNTL
PCIE_TX_SEQ
PCIE_TX_REPLAY
PCIE_TX_ACK_LATENCY_LIMIT
PCIE_TX_CREDITS_ADVT_P
PCIE_TX_CREDITS_ADVT_NP
PCIE_TX_CREDITS_ADVT_CPL
© 2009 Advanced Micro Devices, Inc.
Address
PCIEIND:0xD4
PCIEIND:0xD5
PCIEIND:0xD6
PCIEIND:0xD7
PCIEIND:0xD8
PCIEIND:0xD9
PCIEIND:0xDA
PCIEIND:0xDB
PCIEIND:0xDC
PCIEIND:0xDD
PCIEIND:0xDE
PCIEIND:0xDF
PCIEIND:0xE
PCIEIND:0xEF
Secondary Address Additional Address
Page
2-352
2-352
2-352
2-352
2-353
2-353
2-353
2-353
2-353
2-353
2-353
2-354
2-326
2-354
PCIEIND:0xF
2-326
PCIEIND:0xF0
PCIEIND:0xF1
PCIEIND:0xF2
PCIEIND:0xF3
PCIEIND:0xF4
PCIEIND:0xF5
PCIEIND:0xF6
PCIEIND:0xF7
PCIEIND:0xF8
PCIEIND:0xF9
PCIEIND:0xFA
PCIEIND:0xFB
PCIEIND:0xFC
PCIEIND:0xFD
PCIEIND:0xFE
PCIEIND:0xFF
PCIEIND_P:0x0
PCIEIND_P:0x1
PCIEIND_P:0x10
PCIEIND_P:0x2
PCIEIND_P:0x20
PCIEIND_P:0x21
PCIEIND_P:0x22
PCIEIND_P:0x23
PCIEIND_P:0x24
PCIEIND_P:0x25
PCIEIND_P:0x26
PCIEIND_P:0x30
PCIEIND_P:0x31
PCIEIND_P:0x32
2-354
2-354
2-354
2-354
2-354
2-355
2-355
2-355
2-355
2-355
2-355
2-356
2-356
2-356
2-356
2-356
2-356
2-356
2-357
2-357
2-358
2-358
2-359
2-359
2-359
2-359
2-359
2-360
2-360
2-360
43451 780G Register Reference Guide (Pub) Rev 1.01
A-61
Table 2-2 All Registers Sorted by Address (Continued)
Name
PCIE_TX_CREDITS_INIT_P
PCIE_TX_CREDITS_INIT_NP
PCIE_TX_CREDITS_INIT_CPL
PCIE_TX_CREDITS_STATUS
PCIE_P_PORT_LANE_STATUS
PCIE_FC_P
PCIE_FC_NP
PCIE_FC_CPL
PCIE_ERR_CNTL
PCIE_RX_CNTL
PCIE_RX_LASTACK_SEQNUM
PCIE_RX_VENDOR_SPECIFIC
PCIE_RX_CREDITS_ALLOCATED
_P
PCIE_RX_CREDITS_ALLOCATED
_NP
PCIE_RX_CREDITS_ALLOCATED
_CPL
PCIE_RX_CREDITS_RECEIVED_
P
PCIE_RX_CREDITS_RECEIVED_
NP
PCIE_RX_CREDITS_RECEIVED_
CPL
PCIE_LC_CNTL
PCIE_LC_TRAINING_CNTL
PCIE_LC_LINK_WIDTH_CNTL
PCIE_LC_N_FTS_CNTL
PCIE_LC_SPEED_CNTL
PCIE_LC_STATE0
PCIE_LC_STATE1
PCIE_LC_STATE2
PCIE_LC_STATE3
PCIE_LC_STATE4
PCIE_LC_STATE5
PCIE_LC_CNTL2
PCIE_LC_BW_CHANGE_CNTL
PCIE_LC_CDR_CNTL
PCIE_LC_LANE_CNTL
PCIE_LC_CNTL3
PCIEP_STRAP_LC
PCIEP_STRAP_MISC
ATTR00
ATTR01
ATTR10
ATTR11
ATTR12
ATTR13
Address
PCIEIND_P:0x33
PCIEIND_P:0x34
PCIEIND_P:0x35
PCIEIND_P:0x36
PCIEIND_P:0x50
PCIEIND_P:0x60
PCIEIND_P:0x61
PCIEIND_P:0x62
PCIEIND_P:0x6A
PCIEIND_P:0x70
PCIEIND_P:0x71
PCIEIND_P:0x72
Secondary Address Additional Address
Page
2-360
2-360
2-360
2-361
2-361
2-361
2-361
2-362
2-362
2-362
2-363
2-363
PCIEIND_P:0x80
2-363
PCIEIND_P:0x81
2-363
PCIEIND_P:0x82
2-363
PCIEIND_P:0x83
2-363
PCIEIND_P:0x84
2-364
PCIEIND_P:0x85
2-364
PCIEIND_P:0xA0
PCIEIND_P:0xA1
PCIEIND_P:0xA2
PCIEIND_P:0xA3
PCIEIND_P:0xA4
PCIEIND_P:0xA5
PCIEIND_P:0xA6
PCIEIND_P:0xA7
PCIEIND_P:0xA8
PCIEIND_P:0xA9
PCIEIND_P:0xAA
PCIEIND_P:0xB1
PCIEIND_P:0xB2
PCIEIND_P:0xB3
PCIEIND_P:0xB4
PCIEIND_P:0xB5
PCIEIND_P:0xC0
PCIEIND_P:0xC1
VGAATTRIND:0x0
VGAATTRIND:0x1
VGAATTRIND:0x10
VGAATTRIND:0x11
VGAATTRIND:0x12
VGAATTRIND:0x13
2-364
2-367
2-369
2-369
2-370
2-372
2-372
2-372
2-373
2-373
2-373
2-365
2-367
2-372
2-372
2-366
2-373
2-374
2-116
2-116
2-120
2-120
2-120
2-121
43451 780G Register Reference Guide (Pub) Rev 1.01
A-62
© 2009 Advanced Micro Devices, Inc.
Table 2-2 All Registers Sorted by Address (Continued)
Name
ATTR14
ATTR02
ATTR03
ATTR04
ATTR05
ATTR06
ATTR07
ATTR08
ATTR09
ATTR0A
ATTR0B
ATTR0C
ATTR0D
ATTR0E
ATTR0F
CRT00
CRT01
CRT10
CRT11
CRT12
CRT13
CRT14
CRT15
CRT16
CRT17
CRT18
CRT1E
CRT1F
CRT02
CRT22
CRT03
CRT04
CRT05
CRT06
CRT07
CRT08
CRT09
CRT0A
CRT0B
CRT0C
CRT0D
CRT0E
CRT0F
GRA00
GRA01
© 2009 Advanced Micro Devices, Inc.
Address
VGAATTRIND:0x14
VGAATTRIND:0x2
VGAATTRIND:0x3
VGAATTRIND:0x4
VGAATTRIND:0x5
VGAATTRIND:0x6
VGAATTRIND:0x7
VGAATTRIND:0x8
VGAATTRIND:0x9
VGAATTRIND:0xA
VGAATTRIND:0xB
VGAATTRIND:0xC
VGAATTRIND:0xD
VGAATTRIND:0xE
VGAATTRIND:0xF
VGACRTIND:0x0
VGACRTIND:0x1
VGACRTIND:0x10
VGACRTIND:0x11
VGACRTIND:0x12
VGACRTIND:0x13
VGACRTIND:0x14
VGACRTIND:0x15
VGACRTIND:0x16
VGACRTIND:0x17
VGACRTIND:0x18
VGACRTIND:0x1E
VGACRTIND:0x1F
VGACRTIND:0x2
VGACRTIND:0x22
VGACRTIND:0x3
VGACRTIND:0x4
VGACRTIND:0x5
VGACRTIND:0x6
VGACRTIND:0x7
VGACRTIND:0x8
VGACRTIND:0x9
VGACRTIND:0xA
VGACRTIND:0xB
VGACRTIND:0xC
VGACRTIND:0xD
VGACRTIND:0xE
VGACRTIND:0xF
VGAGRPHIND:0x0
VGAGRPHIND:0x1
Secondary Address Additional Address
Page
2-121
2-117
2-117
2-117
2-117
2-117
2-118
2-118
2-118
2-118
2-118
2-119
2-119
2-119
2-119
2-107
2-107
2-111
2-111
2-111
2-112
2-112
2-112
2-112
2-113
2-113
2-113
2-113
2-107
2-113
2-107
2-107
2-108
2-108
2-108
2-109
2-109
2-109
2-110
2-110
2-110
2-110
2-111
2-114
2-114
43451 780G Register Reference Guide (Pub) Rev 1.01
A-63
Table 2-2 All Registers Sorted by Address (Continued)
Name
GRA02
GRA03
GRA04
GRA05
GRA06
GRA07
GRA08
SEQ00
SEQ01
SEQ02
SEQ03
SEQ04
Address
VGAGRPHIND:0x2
VGAGRPHIND:0x3
VGAGRPHIND:0x4
VGAGRPHIND:0x5
VGAGRPHIND:0x6
VGAGRPHIND:0x7
VGAGRPHIND:0x8
VGASEQIND:0x0
VGASEQIND:0x1
VGASEQIND:0x2
VGASEQIND:0x3
VGASEQIND:0x4
43451 780G Register Reference Guide (Pub) Rev 1.01
A-64
Secondary Address Additional Address
Page
2-114
2-114
2-115
2-115
2-115
2-115
2-115
2-104
2-105
2-105
2-105
2-106
© 2009 Advanced Micro Devices, Inc.
Appendix B
Revision History
B.1
Rev 1.01 (August 2009)
•
•
•
•
B.2
PDF: 43451_rs780_rrg_pub_1.01
Modified cover title.
Added marketing names to the variants in section 1.1
Removed extraneous/unused registers (section 2.9.31 Miscellaneous Display Clock Control Registers and section
2.12 Miscellaneous Memory Mapped Registers).
Rev 1.00 (July 2009)
•
•
PDF: 43451_rs780_rrg_pub_1.00
First public release based on OEM release rev 1.07.
© 2009 Advanced Micro Devices, Inc.
43451 780G Register Reference Guide (Pub) Rev 1.01
B-1
Rev 1.00 (July 2009)
This page intentionally left blank.
43451 780G Register Reference Guide (Pub) Rev 1.01
B-2
© 2009 Advanced Micro Devices, Inc.