Datasheet

For more information, please visit the product page.
date 08/24/2015
page
1 of 34
MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
GENERAL CHARACTERISTICS
NDM3ZS-60
PART NUMBER KEY
N
U
• Novum® Advanced Power Module
• compact package
vertical:
33.0 x 8.91 x 18.1 mm
(1.30 x 0.351 x 0.713 in)
horizontal:
33.0 x 18.1 x 7.44 mm
(1.30 x 0.713 x 0.293 in)
• 60 A output
• adaptive algorithms
• cycle-by-cycle charge management
• patented SOLUS® Power Topology
• SMBus interface
• PMBus™ Compatible
input voltage
output voltage
output current
output wattage
(Vdc)
(Vdc)
max
(A)
max
(W)
7.2~14
0.6~1.5
60
90
TI
MODEL
ED
FEATURES
7.2~14 V input range
0.6~1.5 V programmable output
high efficiency
voltage tracking
voltage margining
Snapshot™ parametric capture
voltage/current/temperature monitoring
synchronization and phase spreading
remote differential voltage sense
programmable soft start and soft stop
fault management
N
•
•
•
•
•
•
•
•
•
•
•
Base Number
O
NDM3ZS-60 X - X - XXX - X
Optional Firmware Configuration:
000~ZZZ
D
IS
C
Pin Style:
HS = Horizontal Surface mount
HT = Horizontal Through-hole mount
V = Vertical mount
CONTENTS
Package Option:
A = loose parts
B = tape and reel
C = tray
Pin Configuration:
A = HT 3.56 mm pin length
A = V 4 mm pin length
B = V 5.5 mm pin length
Pin Descriptions................................................3
Absolute Maximum Ratings.................................4
Product Electrical Specifications...........................4
Example part number: NDM3ZS-60V-A-001-C
vertical module
standard pin configuration
loose parts package option
Mechanical Drawings.....................................14~16
PMBus Interface.................................................18
Operating Information.........................................21
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 2 of 34
POWER CONNECTIONS
pin
IO type
N
symbol
TI
N
U
ED
INTERNAL CIRCUIT DIAGRAM
description
1A, 1B
Power
Input voltage
GND
2A, 2B
Ground
Power ground
VOUT
3A, 3B
Power
Output voltage
N/C
11, 12
N/A
No connect on module
O
VIN
COMMUNICATION CONNECTIONS
pin
IO type
description
+S
4A
Analog
Output voltage positive sense input, N/C if not used
-S
4B
Analog
Output voltage negative sense input, N/C if not used
VSET
5A
Digital
Output voltage pin-strap
VTRK
5B
Analog
Voltage tracking input, N/C if not used
SLRT
6A
Digital
SMBus alert, N/C if not used
SDA
6B
Digital
SMBus data, pull-up resistor required even if not used
SCL
7A
Digital
SMBus clock, pull-up resistor required even if not used
N/C
7B
N/A
Not Connected
SA
8A
Digital
SMBus address pinstrap
SYNC
8B
Digital
Synchronization I/O, N/C if not used
D
IS
C
symbol
PG
9A
Digital
Power good, pull-up resistor or configured as push-pull
CTRL
9B
Digital
Remote control or enable, N/C if not used, internal pull-up resistor
DDC
10A
Digital
Digital-DC Communications bus, pull-up resistor or
configured as push-pull (stand-alone only) required
PREF
10B
Ground
Pin-strap ground
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 3 of 34
D
IS
C
O
N
TI
N
U
ED
TYPICAL APPLICATION CIRCUIT
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 4 of 34
ABSOLUTE MAXIMUM RATINGS
conditions/description
min
Vin
input voltage
digital pin voltage
CTRL, DDC, SA, SLRT, SDA, SCL, SYNC, VSET, PG
max
units
-0.3
16
V
-0.3
6.0
V
6.0
V
0.3
V
125
°C
125
°C
analog pin voltage
+S, VO, VTRK
-0.3
ground voltage differential
GND, PREF, -S
-0.3
operating temperature
TP1
-40
storage temperature
Notes:
-40
typ
ED
parameter
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated
in the Electrical Specification section of this specification is not implied.
U
Configuration File
PRODUCT ELECTRICAL SPECIFICATION
N
The digital control circuit in this module uses a configuration file which determines the functionality and performance of the
product. The Standard configuration is designed to fit most application needs and the Electrical Specification table shows
parameter values of functionality and performance with the Standard configuration, unless otherwise specified. Changes in
Standard configuration might be required to optimize performance in specific applications.
parameter
TI
TP1 = -30 to +95 °C, VI = 7.5 to 14 V, unless otherwise specified under Conditions.
Typical values given at: TP1 = +25 °C, VI = 12.0 V, max IO, unless otherwise specified under Conditions.
VO defined by pin strap. Standard configuration.
External CIN = 470 μF/10 mΩ, COUT = 5 x 470 μF/10 mΩ + 6 x 100 μF. See Operating Information section for selection of
capacitor types.
Sense pins are connected to load.
conditions/description
input voltage (VI)
min
O
output voltage adjustment
range (VO)
monotonic
N
input voltage rise time (VI)
output voltage without
pin-strap (VO)
output voltage adjustment including PMBus margining (VO)
output voltage set-point
resolution (VO)
typ
7.5
units
14
V
TBD
V/ms
1.2
V
0.60
1.5
V
0.54
1.65
V
±0.025
including line, load, temp
IS
C
output voltage accuracy2 (VO)
max
-1
internal resistance +S/-S to
VOUT/GND (VO)
%VO
1
47
+S bias current (VO)
-100
-S bias current (VO)
20
%VO
Ω
100
μA
20
μA
TBD
TBD
TBD
mV
mV
mV
IO = max IO
load regulation (VO)
IO = 0~100%
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
TBD
TBD
TBD
mV
mV
mV
(up to 20 MHz)
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
TBD
TBD
TBD
mVp-p
mVp-p
mVp-p
D
line regulation (VO)
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
output ripple & noise
output current (IO)
0
current limit threshold (Ilim)
Notes:
60
2. For VO < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus
cui.com
60
A
75
A
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 5 of 34
PRODUCT ELECTRICAL SPECIFICATION (CONTINUED)
conditions/description
RMS, hiccup mode, VO = 1.0 V, 1.5 mΩ short
50% of max IO
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
IO = max IO
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
efficiency (η)
IO = 0
input standby power (PCTRL)
turned off with CTRL-pin
internal input capacitance (CI)
VI = 0 V
internal output capacitance (CO)
VO = 0 V
total output capacitance1 (COUT)
effective capacitance
switching frequency
(fSW = 1/TSW)
switching frequency set-point
accuracy (fSW = 1/TSW)
external sync pulse width
(fSW = 1/TSW)
input clock frequency drift tolerance (fSW = 1/TSW)
external sync
enabled by input voltage
enabled by CTRL pin
output voltage on delay time
(TONdel)
turn on delay duration
range PMBus configurable TON_DELAY
accuracy (actual delay vs set value)
output voltage off delay time3
(TOFFdel)
output voltage on/off ramp up
time (0~100%~0 of VO)
(TONrise/TOFFfall)
D
TBD
TBD
TBD
%
%
%
TBD
TBD
TBD
%
%
%
TBD
TBD
TBD
W
W
W
TBD
TBD
TBD
W
W
W
TBD
W
TBD
μF
TBD
μF
TBD
μF
320
kHz
kHz
-5
5
%
TBD
%
150
ns
-10
10
65
turn off delay duration
range PMBus configurable TOFF_DELAY
accuracy (actual delay vs set value)
3
4
5
-0/+1.5
5
-0/+1.5
5000
ms
ms
ms
5000
ms
ms
ms
5
turn off ramp duration
Disabled in standard configuration.
Turn off immediately upon expiration
of turn off delay.
ramp duration range PMBus configurable
TON_RISE/TOFF_FALL
power good threshold (PG)
rising
falling
power good threshold range
(PG)
PMBus configurable
POWER_GOOD_ON
VOUT_UV_FAULT_LIMIT
%
ms
turn on ramp duration
0
ramp time accuracy for standalone operation (actual ramp time vs set value)
Notes:
A
TINIT + TONdel
TONdel
IS
C
output voltage
total on delay time (TONdel_tot)
units
1334
From VI > ~2.7 V to ready to be enabled
O
initialization time (TINIT)
N
external sync duty cycle
(fSW = 1/TSW)
max
13
200
TI
PMBus configurable
FREQUENCY_SWITCH
N
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
input idling power (PIi)
typ
U
VO = 0.6 V
VO = 1.0 V
VO = 1.5 V
power dissipation at max IO (d)
switching frequency range2
(fSW = 1/TSW)
min
ED
parameter
short circuit current (ISC)
0
ms
100
±250
μs
90
85
%VO
%VO
100
1. Value refers to total (internal + external) effective output capacitance. Capacitance derating with VO typical for ceramic capacitors (bias characteristics) and
temperature variations must be considered for the external capacitor(s). See section External Output Capacitors.
2. There are configuration changes to consider when changing the switching frequency, see section Switching Frequency.
3. The specified accuracy applies for off delay times larger than 4 ms. A value of 0 ms can be set to guarantee a fast shut-off, but this will force the device to
Immediate Off behavior, even if soft-off, i.e. ramp-down, is configured. When setting 0 ms the actual delay will be 0 ms.
cui.com
ms
%VO
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 6 of 34
PRODUCT ELECTRICAL SPECIFICATION (CONTINUED)
parameter
conditions/description
power good delay (PG)
From VO reaching target to PG assertion
min
power good delay range (PG)
PMBus configurable
POWER_GOOD_DELAY
input over voltage protection
threshold (IOVP)
PMBus configurable
VIN_OV_FAULT_LIMIT
TI
input over voltage protection
threshold range (IOVP)
input over voltage protection
hysteresis (IOVP)
input over voltage protection
set point accuracy (IOVP)
input over voltage protection
response delay (IOVP)
shutdown, automatic restart
VIN_OV_FAULT_RESPONSE
O
input over voltage protection
fault response1 (IOVP)
PMBus configurable
VIN_OV_WARN_LIMIT
N
input over voltage protection
hysteresis range (IOVP)
output voltage under voltage
protection threshold (UVP)
PMBus configurable
VOUT_UV_FAULT_LIMIT
IS
C
output voltage under voltage
protection threshold range
(UVP)
output voltage over voltage
protection threshold (OVP)
output voltage over voltage
protection threshold range
(OVP)
PMBus configurable
VOUT_OV_FAULT_LIMIT
output voltage over/under
voltage protection response
time (UVP/OVP)
D
output voltage over/under
voltage protection fault
response1 (UVP/OVP)
Notes:
ms
6.4
V
6.4~14
V
0.5
V
0~7.6
V
TBD
mV
100
μs
280
ms
16
V
6.9~16
V
1
V
0~9.1
V
TBD
mV
100
μs
280
ms
85
%VO
0~100
%VO
115
%VO
100~115
%VO
10
μs
280
ms
N
input under voltage protection
response delay (IUVP)
shutdown, automatic restart
VIN_UV_FAULT_RESPONSE
ms
5000
U
PMBus configurable
VIN_UV_WARN_LIMIT
input under voltage protection
set point accuracy (IUVP)
input under voltage protection
fault response1 (IUVP)
units
ED
PMBus configurable
VIN_UV_FAULT_LIMIT
input under voltage protection
hysteresis (IUVP)
input under voltage protection
hysteresis range (IUVP)
max
2
0
input under voltage protection
threshold (IUVP)
input under voltage protection
threshold range (IUVP)
typ
shutdown, automatic restart
VOUT_UV_FAULT_RESPONSE
VOUT_OV_FAULT_RESPONSE
1. Automatic restart ~280 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information
for other fault response options.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 7 of 34
PRODUCT ELECTRICAL SPECIFICATION (CONTINUED)
conditions/description
min
set value per phase
over current protection
threshold range1 (OCP)
PMBus configurable
IOUT_AVG_OC_FAULT_LIMIT
over current protection
protection delay1 (OCP)
shutdown, automatic restart2
MFR_IOUT_OC_FAULT_RESPONSE
over current protection
fault response1 (OCP)
over temperature protection
hysteresis3 (OTP) position P3
PMBus configurable
over temperature protection
fault response3 (OTP) position
P3
shutdown, automatic restart2
OT_FAULT_RESPONSE
over temperature protection
threshold3 (OTP) position P1
units
55
A
0~55
A
TBD
TSW
280
ms
125
°C
-40~125
°C
15
°C
280
ms
150
°C
-40~150
°C
25
°C
N
PMBus configurable
OT_FAULT_LIMIT
max
U
over temperature protection
threshold3 (OTP) position P3
over temperature protection
threshold range3 (OTP) position P3
typ
ED
parameter
over current protection
threshold1 (OCP)
PMBus configurable
MFR_VMON_OV_FAULT_LIMIT
over temperature protection
hysteresis3 (OTP) position P1
PMBus configurable
over temperature protection
fault response3 (OTP) position
P1
shutdown, automatic restart2
VMON_OV_FAULT_RESPONSE
280
ms
input voltage
READ_VIN
±3
%VI
TBD
%VO
N
TI
over temperature protection
threshold range3 (OTP) position P1
output current
READ_IOUT
TP1 = 25 °C, VO = 1.0 V
TP1 = 0-95 °C, VO = 1.0 V
±1
±3.5
A
A
duty cycle
READ_DUTY_CYCLE
duty cycle <10%
duty cycle >10%
TBD
TBD
%
%
IS
C
monitoring accuracy
O
output voltage
READ_VOUT
temperature
READ_TEMPERATURE_1
position P2
temperature
MFR_READ_VMON
position P1
-5
5
%
TBD
tracking input bias current4
VTRK = 5 V
tracking input voltage range
VTRK pin
TBD
V
tracking accuracy
regulation 100% tracking
ramp accuracy, VO = 1.0 V, 5 ms ramp
TBD
mV
200
μA
1. The set OCP limit applies per phase. The total OCP limit will be twice the set value.
2. Automatic restart ~280 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information
for other fault response options.
3. See section Over Temperature Protection (OTP).
4. The maximum tracking rise-time is 1 V/ms, see section Voltage Tracking.
D
Notes:
70
°C
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 8 of 34
PRODUCT ELECTRICAL SPECIFICATION (CONTINUED)
conditions/description
SCL, SDA, SYNC, DDC, SLRT, PG
sink/source current = 2 mA
min
logical output high signal level
(VOH)
SCL, SDA, SYNC, DDC, SLRT, PG
sink/source current = 2 mA
logic output high source current (IOH)
logic leakage current (II_LEAK)
SCL, SDA, SYNC, SLRT, PG
logic pin input capacitance
(CI_PIN)
SCL, SDA, CTRL, SYNC, DDC
logic pin internal pull-up resistance (RI_PU)
SCL, SDA, SLRT
CTRL to +5V
DDC to +5V
SMBus operating frequency
(fSMB)
SMBus bus free time1 (TBUF)
STOP bit to START bit
SCL high period (Thigh)
D
IS
C
O
1. See SMBus - Timing section.
N
SMBus START/STOP condition
setup/hold time from SCL
Notes:
1.3
TI
SMBus SDA hold time from
SCL1 (thold)
0.5
V
cui.com
2
mA
2
mA
0.8
V
V
-100
100
SMBus SDA setup time from
SCL1 (tset)
SCL low period (Tlow)
2
U
SCL, SDA, CTRL, SYNC, DDC
units
V
100
μA
12
pF
no internal pull-up
10
47
kΩ
kΩ
N
SCL, SDA, CTRL, SYNC, DDC
logic input high threshold (VIH)
max
2.25
logic output low sink current
(IOL)
logic input low threshold (VIL)
typ
ED
parameter
logical output low signal level
(VOL)
400
kHz
μs
100
ns
300
ns
600
ns
1.3
μs
0.6
μs
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 9 of 34
TYPICAL OUTPUT CHARACTERISTICS, VO = 0.6 V
Conditions (Standard configuration unless otherwise stated): TP1 = 25°C
Power Dissipation
Efficiency (%)
85
80
7.5 V
12 V
75
70
0
10
20
30
40
50
6.0
4.0
7.5 V
12 V
2.0
0.0
0
60
10
20
30
40
50
60
Load Current (A)
N
Load Current (A)
Output Current Derating for Lay Down Version
TI
Output Current Derating for Vertical Version
60
50
3.0 m/s
40
2 m/s
N
30
1.0 m/s
20
0.5 m/s
10
0
20
O
0.1 m/s
0
40
60
80
100
120
Max Ambient Temperature (°C)
Output Ripple and Noise
Transient Response
D
IS
C
Max Current (A)
8.0
U
Module Power Dissipaon (W)
90
ED
Efficiency
Vin = 12 V, Iout = Imax
Vin = 12 V, Iout = 25% Imax
cui.com
75% Imax
25% Imax
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 10 of 34
TYPICAL OUTPUT CHARACTERISTICS, VO = 1.0 V
Conditions (Standard configuration unless otherwise stated): TP1 = 25°C
Power Dissipation
Efficiency (%)
90
85
7.5 V
12 V
80
75
0
10
20
30
40
50
8.0
6.0
7.5 V
4.0
12 V
2.0
0.0
0
60
10
20
30
40
50
60
Load Current (A)
N
Load Current (A)
Output Current Derating for Lay Down Version
TI
Output Current Derating for Vertical Version
60
50
3 m/s
40
2 m/s
N
30
1.0 m/s
20
0.5 m/s
10
0
20
O
0.1 m/s
0
40
60
80
100
120
Max Ambient Temperature (°C)
Output Ripple and Noise
Transient Response
D
IS
C
Max Current (A)
10.0
U
Module Power Dissipaon (W)
95
ED
Efficiency
Vin = 12 V, Iout = Imax
Vin = 12 V, Iout = 25% Imax
cui.com
75% Imax
25% Imax
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 11 of 34
TYPICAL OUTPUT CHARACTERISTICS, VO = 1.5 V
Conditions (Standard configuration unless otherwise stated): TP1 = 25°C
Power Dissipation
Efficiency (%)
90
85
7.5 V
12 V
80
75
0
10
20
30
40
50
10.0
8.0
6.0
7.5 V
4.0
12 V
2.0
0.0
0
60
10
20
30
40
50
60
Load Current (A)
N
Load Current (A)
Output Current Derating for Lay Down Version
TI
Output Current Derating for Vertical Version
60
50
3.0 m/s
40
2.0 m/s
N
30
1.0 m/s
20
0.5 m/s
10
0
20
O
0.1 m/s
0
40
60
80
100
120
Max Ambient Temperature (°C)
Transient Response
Output Ripple and Noise
D
IS
C
Max Current (A)
12.0
U
Module Power Dissipaon (W)
95
ED
Efficiency
Vin = 12 V, Iout = Imax
Vin = 12 V, Iout = 25% Imax
cui.com
75% Imax
25% Imax
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 12 of 34
TYPICAL ON/OFF CHARACTERISTICS
Conditions (Standard configuration unless otherwise stated): TP1 = 25°C, VO = 1.0 V
Disable by input voltage
Disable by CTRL pin
D
IS
C
O
N
Enable by CTRL pin
TI
N
U
ED
Enable by input voltage
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 13 of 34
TYPICAL CHARACTERISTICS
Conditions (Standard configuration unless otherwise stated): TP1 = 25°C
Power Dissipation vs. Iout and Switching Frequency
10.0
200 kHz
85
320 kHz
480 kHz
640 kHz
80
75
8.0
6.0
200 kHz
320 kHz
4.0
2.0
10
20
30
40
50
N
0.0
0
0
60
Load Current (A)
480 kHz
10
20
30
40
50
640 kHz
60
Load Current (A)
Load Transient vs. ASCR Gain and External Cout
TI
Output Ripple vs. Switching Frequency
70
45
40
60
N
35
30
1.5 V
25
1.0 V
O
20
15
10
IS
C
5
250
300
350
400
450
500
550
50
680 uF
1360 uF
2040 uF
40
2720 uF
3400 uF
30
4080 uF
4760 uF
20
10
600
200
Switching Frequency (kHz)
300
400
500
ASCR gain
D
200
0.6 V
Vout Transient (mVp)
Efficiency (%)
90
U
Module Power Dissipaon (W)
95
Ripple (mVp-p)
ED
Efficiency vs. Output Current and Switching Frequency
cui.com
600
700
800
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 14 of 34
MECHANICAL DRAWING (HORIZONTAL, THROUGH-HOLE MOUNT)
ED
units: mm [inches]
tolerance unless specified:
X.X ±0.50 [0.02]
X.XX ±0.25 [0.01]
(not applied on footprint or typical values)
N
18.10 0.71
U
D
33.00 1.30
Side View
TI
Top View
7.44 0.293
1.02 0.040
(7 PLCS)
0.50 0.020
(14 PLCS)
N
Front View
34.00 1.339
11
2.25 0.089
1.20 0.047
(7 PLCS)
0.80
(14 PLCS)
IS
C
19.10 0.752
10B 9B
8B
7B
2.00 0.079 10A 9A 8A 7A
6B
6A
5B
5A
4.20 0.165
4B
4A
3B
3A
2B
2A
2.80 0.110
(5 PLCS)
1B
2.25 0.089
1A
2.30 0.091
Recommended Footprint
Top View
D
2.00 0.079
(6 PLCS)
2.30 0.091
O
Recommended keep out
area for user components
cui.com
PIN
NUMBER
PIN
NAME
1A, 1B
VIN
2A, 2B
GND
3A, 3B
VOUT
4A
+S
4B
-S
5A
VSET
5B
VTRK
6A
SLRT
6B
SDA
7A
SCL
7B
N/C
8A
SA
8B
SYNC
9A
PG
9B
CTRL
10A
DDC
10B
PREF
11
N/C
12
N/C
MATERIAL
PLATING
Copper Alloy
TBD
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 15 of 34
units: mm [inches]
tolerance unless specified:
X.X ±0.50 [0.02]
X.XX ±0.25 [0.01]
(not applied on footprint or typical values)
D
N
U
18.10 0.71
ED
MECHANICAL DRAWING (HORIZONTAL, SURFACE MOUNT)
33.00 1.30
Side View
TI
Top View
7.44 0.293
N
0.90 0.035
(14 PLCS)
Front View
34.00 1.339
IS
C
O
Recommended keep out
area for user components
10B 9B
8B
7B
2.00 0.079 10A 9A 8A 7A
6B
6A
5B
5A
4.20 0.165
4B
4A
3B
2.30 0.091
2.25 0.089
2.10 0.083
(7 PLCS)
1.30
(14 PLCS)
19.10 0.752
3A
2B
2A
1B
1A
2.80 0.110
(5 PLCS)
2.25 0.089
2.30 0.091
Recommended Footprint
Top View
D
2.00 0.079
(6 PLCS)
11
1.60 0.063
(7 PLCS)
cui.com
PIN
NUMBER
PIN
NAME
1A, 1B
VIN
2A, 2B
GND
3A, 3B
VOUT
4A
+S
4B
-S
5A
VSET
5B
VTRK
6A
SLRT
6B
SDA
7A
SCL
7B
N/C
8A
SA
8B
SYNC
9A
PG
9B
CTRL
10A
DDC
10B
PREF
11
N/C
12
N/C
MATERIAL
PLATING
Copper Alloy
TBD
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 16 of 34
units: mm [inches]
tolerance unless specified:
X.X ±0.50 [0.02]
X.XX ±0.25 [0.01]
(not applied on footprint or typical values)
H
N
U
18.10 0.71
ED
MECHANICAL DRAWING (VERTICAL)
TI
33.00 1.30
Front View
PIN
NUMBER
N
8.91 0.351
O
Bottom View
0.80
(14 PLCS)
10B 9B
7B
6B
5B
4B
2.00 0.079 10A 9A 8A 7A
6A
5A
4A
8B
3B
IS
C
9.91 0.390
4.20 0.165
3A
2B
1.20 0.047
(6 PLCS)
2A
1B
1A
2.80 0.110
(5 PLCS)
5.80 0.228
2.30 0.091
34.00 1.339
Recommended keep out
area for user components
Recommended Footprint
Top View
D
2.00 0.079
(6 PLCS)
Side View
cui.com
PIN
NAME
1A, 1B
VIN
2A, 2B
GND
3A, 3B
VOUT
4A
+S
4B
-S
5A
VSET
5B
VTRK
6A
SLRT
6B
SDA
7A
SCL
7B
N/C
8A
SA
8B
SYNC
9A
PG
9B
CTRL
10A
DDC
10B
PREF
MATERIAL
PLATING
Copper Alloy
TBD
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
Vout
Conducted EMI
Input terminal value (typical for standard configuration).
VI = 12 V, VO = 1.0 V, IO = IMAX
+S
−S
GND
50 mm conductor
Tantalum
Capacitor
Capa
10 µF
co
Ceramic
Capacitor
0.1 µF
Load
Conducted EMI is measured according to the test set-up
below. The typical fundamental switching frequency is 320
kHz.
Output Ripple and Noise
The circuit shown below is used to measure output r­ ipple
and noise. A damped filter is created by the 50 mm
­conductor and the two capacitors.
ED
EMC SPECIFICATION
date 08/24/2015 │ page 17 of 34
50 mm conductor
BNC-contact to
oscilloscope
U
Output ripple and noise test set-up.
TI
N
The following is an example of the low frequency output
ripple and noise as measured with the above circuit.
N
To spectrum
analyzer
RF Current probe
1kHz – 50MHz
C1
DUT
IS
C
50mm
Resistive
load
O
Battery
supply
C1 = 10uF / 600VDC
Feed- Thru RF capacitor
800mm
200mm
D
Test set-up conducted emission, power lead.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
ED
Address
RSA (kΩ)
Address
0 (short)
0x26
42.2
0x28
10
0x19
46.4
0x29
11
0x1A
51.1
0x2A
12.1
0x1B
56.2
0x2B
13.3
0x1C
61.9
0x2C
14.7
0x1D
68.1
0x2D
16.2
0x1E
75
0x2E
17.8
0x1F
82.5
0x2F
19.6
0x20
90.9
0x30
21.5
0x21
100
0x31
23.7
0x22
110
0x32
26.1
0x23
121
0x33
28.7
0x24
133
0x34
31.6
0x25
147
0x35
34.8
0x26
162
0x36
38.3
0x27
178
0x37
infinite (open)
0x28
N
TI
Power Management Overview
This product incorporates a wide range of configurable
­power management features that are simple to i­mplement
with a minimum of external components. Additionally,
the product includes protection features that continuously
safeguard the load from damage due to unexpected system
faults.
The product’s standard configuration is suitable for a wide
range of operation in terms of input voltage, output
­voltage, and load. The configuration is stored in an i­nternal
­Non-Volatile Memory (NVM). All power management
­functions can be reconfigured using the PMBus interface.
Throughout this document, different PMBus commands
are referenced. A detailed description of each command is
­provided in the appendix at the end of this specification.
The ability of CUI modules to digitally control, configure and
monitor OS features provides significant benefits during
development, production and the product life.
RSA (kΩ)
U
Power Conversion Overview
The NDM3ZS-60 module has several features to enable
high power conversion efficiency. Adaptive algorithms and
­cycle-by-cycle charge management improves the response
time and reduces the output deviation as a result of load
transients. The incorporation of DFM enhances the CUI
modules for improved performance.
PMBus Addressing
The PMBus address is configured with a resistor connected
between the SA pin and the PREF pin, as shown in the
Typical Application Circuit. Recommended resistor values
are shown in the table below. 1% tolerance resistors are
required.
N
PMBUS INTERFACE
date 08/24/2015 │ page 18 of 34
IS
C
O
SMBus Interface
The product can be used with any standard two-wire I2C or
­ llowed
SMBus host device. See Electrical Specification for a
clock frequency range. In addition, the product is
­compatible with PMBus version 1.2 and includes an SLRT
line to help mitigate limitations related to continuous
fault monitoring. The PMBus signals SCL, SDA and SLRT
require passive pull-up resistors as stated in the SMBus
­Specification. Pull-up resistors are required to guarantee the
rise time as follows:
T = RPCP ≤ 1μs
D
Where RP is the pull-up resistor value and CP is the bus
loading. The maximum allowed bus load is 400 pF. The
pull-up resistor should be tied to an external supply v
­ oltage
in range from 2.5 to 5.5 V, which should be present prior
to or during power-up. If the proper power supply is not
available, voltage dividers may be applied. Note that in
this case, the resistance in the equation above corresponds
to parallel connection of the resistors forming the voltage
divider.
Reserved Addresses
Addresses listed in the table below are reserved or assigned
according to the SMBus specification and may not be
­usable. Refer to the SMBus specification for further
­information.
Address
Comment
0x00
general call address / START byte
0x01
CBUS address
0x02
address reserved for different bus format
0x03 ~ 0x07
reserved for future use
0x08
SMBus host
0x09 ~0x0B
assigned for smart battery
0x0C
SMBus alert response address
0x28
reserved for ACCESS.bus host
0x2C ~ 0x2D
reserved for previous versions of the SMBus
specification
0x37
reserved for ACCESS.bus default address
0x40 ~ 0x44
reserved by previous versions of the SMBus
specification
0x48 ~ 0x4B
unrestricted addresses
0x61
SMBus device default address
0x78 ~ 0x7B
10-bit slave addressing
0x7C ~ 0x7F
reserved for future use
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
READ_VIN
output voltage
READ_VOUT
total output current
READ_IOUT
controller temperature
READ_TEMPERATURE_1
switching frequency
READ_FREQUENCY
duty cycle
READ_DUTY_CYCLE
highest temperature of power
switches*
READ_VMON
When a fault occurs the Snapshot functionality will
­automatically store this parametric data to NVM. The data
can then later be read back to provide valueable information
for analysis. It is possible to select which faults will trigger a
store to NVM by the PMBus command ­
SNAPSHOT_FAULT_MASK.
U
PMBus Command
Output current
Controller temperature
Switching frequency
Duty cycle
Status and fault information
PMBus/I2C Timing
* Reports a voltage level corresponding to the temperature.
See command details in the end of this specification.
TI
Monitoring Faults
Fault conditions can be monitored using the SLRT pin,
which will be asserted low when any number of
­pre-configured fault or warning conditions occur. The SLRT
pin will be held low until faults and/or warnings are cleared
by the CLEAR_FAULTS command, or until the output v
­ oltage
has been re-enabled. It is possible to mask which fault
conditions should not assert the SLRT pin by the command
MFR_SMBALERT_MASK.
N
Parameter
input voltage
●
●
●
●
●
ED
Monitoring via PMBus
It is possible to continuously monitor a wide variety of
parameters through the PMBus interface. These include, but
are not limited to, the parameters listed in the table below.
date 08/24/2015 │ page 19 of 34
Setup and hold times timing diagram.
N
The setup time, tset, is the time data, SDA, must be stable
before the rising edge of the clock signal, SCL. The hold
time thold, is the time data, SDA, must be stable after the
falling edge of the clock signal, SCL. If these times are
­violated incorrect data may be captured or m
­ eta-stability
may occur and the bus communication may fail. All
­standard SMBus protocols must be followed, including clock
stretching. Refer to the SMBus specification for SMBus
­electrical and timing requirements.
O
In response to the SLRT signal, the user may read a ­number
of status commands to find out what fault or w
­ arning
­condition occurred, see table below.
PMBus Command
overview, power good
STATUS_WORD
STATUS_BYTE
output voltage level
STATUS_VOUT
output current level
STATUS_IOUT
IS
C
Fault & Warning Status
input voltage level
STATUS_INPUT
temperature level
STATUS_TEMPERATURE
PMBus communication
STATUS_CML
miscellaneous
STATUS_MFR_SPECIFIC
This product supports the BUSY flag in the ­status ­commands
to indicate product being too busy for SMBus r­ esponse. A
busfree time delay according to this ­specification must ­occur
between every SMBus transmission (between every stop
& start condition). The product s
­ upports PEC (Packet Error
Checking) according to the SMBus specification.
D
Snapshot Parameter Capture
This product offers a special feature that enables the user to
capture parametric data during normal operation by a single
PMBus command SNAPSHOT. The following parameters are
stored:
●
●
When sending subsequent commands to the same unit it is
recommended to insert additional delays after write
transactions according to the table below. After read
transactions a delay of 2 ms should be inserted before
accessing the unit again.
Input voltage
Output voltage
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
100 ms
STORE_DEFAULT_ALL
100 ms
RESTORE_USER_ALL
100 ms
RESTORE_DEFAULT_ALL
100 ms
any other command
10 ms
1. Self test and memory check.
2. The address pin-strap resistors are measured and the
associated PMBus address is defined.
Default NVM
INITIALIZATION
User NVM
CUI factory default
Customizable
5. Values stored in the User NVM are loaded into operational
RAM memory. This overwrites any previously loaded
values (e.g. VOUT_COMMAND by pin-strap).
6. Check for external clock signal at the SYNC pin and lock
internal clock to the external clock if used.
Once this procedure is completed and the Initialization Time
has passed (see Electrical Specification), the output v
­ oltage
is ready to be enabled using the CTRL pin. The product is
also ready to accept commands via the PMBus interface,
which in case of writes will overwrite any values loaded
­during the initialization procedure.
RESTORE_DEFAULT_ALL
RAM
O
CUI factory default
Write-protected
4. CUI factory default values stored in default NVM
memory are loaded to operational RAM. This overwrites
any previously loaded values.
N
INITIALIZATION
3. The output voltage pin-strap resistor is measured and the
associated output voltage level will be loaded to
operational RAM of PMBus command VOUT_COMMAND.
TI
Non-Volatile Memory (NVM)
The product incorporates two Non-Volatile Memory areas for
storage of the PMBus command values; the Default NVM
and the User NVM. The Default NVM is pre-loaded with CUI
factory default values. The Default NVM is write-protected
and can be used to restore the CUI factory default values
through the command RESTORE_DEFAULT_ALL. The User
NVM is pre-loaded with CUI factory default values. The User
NVM is writable and open for customization. The values in
NVM are loaded during initialization according to s
­ ection
­Initialization Procedure, whereafter commands can be
changed through the PMBus Interface. The STORE_USER_
ALL command will store the changed parameters to the
User NVM.
Pin-strap resistors
ED
STORE_USER_ALL
Initialization Procedure
The product follows an internal initialization procedure after
power is applied to the VIN pin:
U
Delay after write before
additional command
N
PMBus Command
VIN
INITIALIZATION
STORE_USER_ALL
TINIT
IS
C
RESTORE_USER_ALL
WRITE
PMBus interface
date 08/24/2015 │ page 20 of 34
VOUT
READ
Illustration Initialization time.
Illustration of memory areas of the product.
D
Command Protection
The user may write-protect specific PMBus commands in the
User NVM by using the command UNPROTECT.
cui.com
Ready for output
enable and soft-start
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 21 of 34
OPERATING INFORMATION
External Input Capacitors
The product is a SEPIC-fed-buck converter which gives
lower input ripple than a traditional buck converter. Thus,
­ripple-current-rating requirements for the input capacitors
are lower.
Input Under Voltage Protection (IUVP)
The product monitors the input voltage and will turn-on and
turn-off at configured thresholds (see Electrical
­Specification). The turn-on input voltage threshold is set
higher than the corresponding turn-off threshold. Hence,
there is a hysteresis between turn-on and turn-off i­nput
voltage levels. Once the input voltage falls below the
­turn-off threshold, the device can respond in several ways
as follows:
For most applications non-tantalum capacitors are preferred
due to the robustness of such capacitors to a
­ ccommodate
high inrush currents of systems being powered from
very low impedance sources. It is recommended to use a
­combination of ceramic capacitors and low-ESR electrolytic/
polymer bulk capacitors. The low ESR of ceramic capacitors
effectively limits the input ripple voltage level, while the
bulk capacitance minimizes deviations in the input voltage
at large load transients.
2. Immediate shutdown of output voltage while the
input voltage is below the turn-on threshold.
Operation resumes automatically and the output is
enabled when the input voltage has risen above the
turn-on threshold.
U
N
Immediate and definite shutdown of output voltage
until the fault is cleared by PMBus command
CLEAR_FAULTS or the output voltage is re-enabled.
If several products are connected in a phase spreading
setup the amount of input ripple current, and capacitance
per product, can be reduced.
TI
1.
ED
Input Voltage
The input voltage range 7.5-14V makes the product
easy to use in intermediate bus applications when powered
by a non-regulated bus converter or a regulated bus
­converter.
External Output Capacitors
The output capacitor requirement depends on two
considerations; output ripple voltage and load t­ ransient
­response. To achieve low ripple voltage, the output
­capacitor bank must have a low ESR value, which is
achieved with ceramic output capacitors. A low ESR value
is critical also for a small output voltage deviation during
load transients. Designs with smaller load transients can
use fewer capacitors and designs with more dynamic load
content will require more load capacitors to achieve a small
output deviation. Improved transient response can also
be achieved by adjusting the settings of the control loop
of the product. Adding output capacitance decreases loop
­band-width.
O
N
The default response is option 2. The IUVP function can be
reconfigured using the PMBus commands
VIN_UV_FAULT_LIMIT (turn-off threshold),
VIN_UV_WARN_LIMIT (turn-on threshold) and
VIN_UV_FAULT_RESPONSE.
Input capacitors must be placed closely and with low
impedance connections to the VIN and GND pins in order to
be effective.
IS
C
Input Over Voltage Protection (IOVP)
The product monitors the input voltage continously and will
respond as configured when the input voltage rises above
­ pecification).
the configured threshold level (see Electrical S
Refer to section “Input Under Voltage Protection” for
­functionality, response configuration options and default
setting. The IOVP function can be reconfigured u
­ sing
the PMBus commands VIN_OV_FAULT_LIMIT (turn-off
­threshold), VIN_OV_WARN_LIMIT (turn-on threshold) and
VIN_OV_FAULT_RESPONSE.
D
Input and Output Impedence
The impedance of both the input source and the load will
interact with the impedance of the product. It is important
that the input source has low characteristic impedance. If
the input voltage source contains significant inductance,
the addition of a capacitor with low ESR at the input of the
product will ensure stable operation.
It is recommended to locate low ESR ceramic and low ESR
electrolytic/polymer capacitors as close to the load as
possible, using several capacitors in parallel to lower the
effective ESR. It is important to use low resistance and low
inductance PCB layouts and cabling in order for capacitance
to be effective.
Dynamic Loop Compensation (DLC)
The typical design of regulated power converters includes a
control function with a feedback loop that can be closed
­using either analog or digital circuits. The feedback loop
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
U
N
25%-75%-25%
TI
Dynamic Loop Compensation has been developed to solve
the problem of compensation for a converter with a difficult
to define output filter. This task is achieved by utilization of
algorithms that can identify an arbitrary output filter
based on accurate measurements of the output voltage in
­response to a very small excitation signal initiated by the
algorithm, or occurring due to the changes in o
­ perating
­conditions, and automatically adjust feedback loop
­parameters to match the output filter.
ED
is required to provide a stable output voltage, but should
be optimized for the output filter to maintain output v
­ oltage
regulation during transient conditions such as sudden
changes in output current and/or input voltage. Digitally
controlled converters allow one to optimize loop p
­ arameters
without the need to change components on the board,
­however, optimization can still be challenging because
the key parameters of the output filter include parasitic
­impedances in the PCB and the often distributed filter
­components themselves.
date 08/24/2015 │ page 22 of 34
Details of the algorithm that is used to characterize an
­output filter and the different operational modes can be
found in the following sections.
The user may also adjust the residual factor, set by the
ASCR_CONFIG command, to improve the recovery time
after a load transient.
IS
C
O
N
Control Loop
The products use a fully digital control loop that achieves
precise control of the entire power conversion process,
resulting in a very flexible device that is also very easy
to use. A non-linear charge-mode control algorithm is
­implemented that responds to output current changes
within a single PWM switching cycle, achieving a smaller
total output voltage variation with less output capacitance
than traditional PWM controllers, thus saving cost and board
space. The algorithm is inherently stable at all conditions
due to a residual scheme.
D
Control may be set more or less aggressive by adjusting a
gain factor, set by the PMBus command ASCR_CONFIG.
Increasing the gain, i.e the control effort, will reduce the
voltage deviation at load transients, at the expense of
somewhat increased ripple on the output. Below graph
exemplifies the impact on load transient performance when
adjusting the gain factor.
25%-75%-25%
By default the product is configured with a moderate gain
setting to provide a trade-off between load transient
performance and output ripple for a wide range of operating
conditions. For a specific application the gain factor can be
increased with an improved load transient response.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
Output Voltage Adjust using Pin-Strap Resistor
Using an external Pin-strap resistor, RSET, the output voltage
can be set to several predefined levels shown in the table
below. The resistor should be applied between the VSET pin
and the PREF pin as shown in the Typical Application Circuit.
Maximum 1% tolerance resistors are required.
In cases where the external output filter includes an
­inductor (forming a pi filter) according to the picture below,
the LEXT/CEXT resonant frequency places an upper limit on the
controller loop bandwidth. If the resonant frequency is high
the sense lines can be connected after the filter (as shown
in the picture) – if the resonant frequency is low and the DC
drop from LEXT is acceptable, sensing before the filter may
be better.
CEXT
21.5
1.00
0.60
23.7
1.05
11
0.65
26.1
1.10
12.1
0.70
28.7
1.15
13.3
0.75
31.6
1.20
14.7
0.80
34.8
1.25
16.2
0.85
38.3
1.30
17.8
0.90
42.2
1.40
46.4
1.50
infinite (open)
1.20
RSET also sets the maximum output voltage; see section
Output Voltage Range Limitation. The resistor is sensed
only during the initialization procedure after application of
input voltage. Changing the resistor value during normal
­operation will not change the output voltage.
N
Output Voltage Control
To control the output voltage the following options are
available:
Output voltage is controlled through the CTRL pin.
2.
Output voltage is controlled using the PMBus
command OPERATION.
O
1.
IS
C
The CTRL pin has an internal 10 kΩ pull-up resistor to 5 V.
The external device must provide a minimum required sink
current to guarantee a voltage not higher than the logic low
threshold level (see Electrical Characteristics). When the
CTRL pin is left open, the voltage generated on the CTRL pin
is 5 V.
If the device is to be synchronized to an external clock
source, the clock frequency must be stable prior to enabling
the output voltage.
D
1.00
10
0.95
Vout [V]
TI
External output filter with inductor (pi filter).
0 (short)
19.6
GND
-S
+S
RSET (kΩ)
U
LEXT
Vout [V]
N
CO
Load
Vout
RSET (kΩ)
ED
Remote Sense
The product has remote sense to compensate the voltage
drops between the output and the point of load. The sense
traces should be located close to each other and to the PCB
ground layer to reduce noise susceptibility.
date 08/24/2015 │ page 23 of 34
Output Voltage Adjust using PMBus
The output voltage set by pin-strap can be overridden
up to a certain level (see section Output Voltage Range
­Limitation) by using the PMBus command VOUT_COMMAND.
See Electrical Specification for adjustment range.
Voltage Margining Up/Down
Using the PMBus interface it is possible to adjust the output
voltage to one of two predefined levels above or below the
nominal voltage setting in order to determine whether
the load device is capable of operating over its specified
­supply voltage range. This provides a convenient method
for d
­ ynamically testing the operation of the load circuit over
its supply margin or range. It can also be used to verify the
function of supply voltage supervisors. Margin limits of the
nominal output voltage ±5% are default, but the margin
limits can be reconfigured using the PMBus commands
VOUT_MARGIN_LOW and VOUT_MARGIN_HIGH. Margining
is activated by the command OPERATION and can be used
regardless of the output voltage being enabled by the CTRL
pin or by the PMBus.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
ED
By default the PG pin is configured as an open drain output
but it is also possible to set the output in push-pull mode by
the command USER_CONFIG. The PG output is not defined
during ramp up of the input voltage due to the initialization
of the product.
TI
The limitation applies to the actual regulated output voltage
rather than to the configured value. Thus, it is possible to
write and read back a VOUT_COMMAND value higher than
the limit, but the actual output voltage will be limited. The
output voltage limit can be reconfigured to a lower value by
writing the PMBus command VOUT_MAX.
The time between when the POWER_GOOD_ON threshold is
reached and when the PG pin is actually asserted is set by
the PMBus command POWER_GOOD_DELAY. See Electrical
Specification for default value and range.
U
Output Voltage Range Limitation
The output voltage range that is possible to set by
­configuration or by the PMBus interface is hardware limited
by the pin-strap resistor RSET. The maximum output v
­ oltage
is set to 115% of the output value defined by RSET. This
­protects the application circuit from an over voltage due to
an accidental PMBus command.
Power Good
The power good pin (PG) indicates when the product is
ready to provide regulated output voltage to the load.
­During ramp-up and during a fault condition, PG is held
low. By default, PG is asserted high after the output has
ramped to a voltage above 90% of the nominal voltage,
and d
­ easserted if the output voltage falls below 85% of the
nominal voltage. These thresholds may be changed using
the PMBus commands POWER_GOOD_ON and ­­
VOUT_UV_FAULT_LIMIT.
N
Output Voltage Trim
The actual output voltage can be trimmed to optimize
performance of a specific load by setting a non-zero value
for PMBus command VOUT_TRIM. The value of VOUT_TRIM
is summed with the nominal output voltage set by
VOUT_COMMAND, allowing for multiple products to be
commanded to a common nominal value, but with slight
adjustments per load.
date 08/24/2015 │ page 24 of 34
O
N
Output Over Voltage Protection (OVP)
The product includes over voltage limiting circuitry for
protection of the load. The default OVP limit is 15% above
the nominal output voltage. The product can be configured
to respond in different ways to the output voltage exceeding
the OVP limit:
Over Current Protection (OCP)
The product includes robust current limiting circuitry for
protection at continuous overload. After ramp-up is
­complete the product can detect an output overload/short
condition. The following OCP response options are available:
Immediate and definite shutdown of output voltage
until the fault is cleared by PMBus command
CLEAR_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage followed by
continous restart attempts of the output voltage
with a preset interval (“hiccup” mode).
IS
C
1.
The default response is option 2. The OVP limit and fault
response can be reconfigured using the PMBus commands
VOUT_OV_FAULT_LIMIT, VOUT_OV_FAULT_RESPONSE
and OVUV_CONFIG.
D
Output Under Voltage Protection (UVP)
The product includes output under voltage limiting circuitry
for protection of the load. The default UVP limit is 15%
below the nominal output voltage. Refer to section Output
Over Voltage Protection for response configuration options
and default setting. The UVP limit and fault response can be
reconfigured using the PMBus commands
VOUT_UV_FAULT_LIMIT and VOUT_UV_FAULT_RESPONSE.
1. Immediate and definite shutdown of output voltage
until the fault is cleared by PMBus command
CLEAR_FAULTS or the output voltage is re-enabled.
2. Immediate shutdown of output voltage followed by
continous restart attempts of the output voltage
with a preset interval (“hiccup” mode).
The default response from an over current fault is option 2.
Note that delayed shutdown is not supported. The load
distribution should be designed for the maximum output
short circuit current specified. The OCP limit and response
can be reconfigured using the PMBus commands
IOUT_AVG_OC_FAULT_LIMIT and
MFR_IOUT_OC_FAULT_RESPONSE.
Under Current Protection (UCP)
The product includes robust current limiting circuitry for
protection at continuous reversed current, due to a
synchronous rectifier ability to sink current. Refer to section
Over Current Protection for response configuration options
and default setting. The UCP limit and response can be
reconfigured using the PMBus commands
IOUT_AVG_UC_FAULT_LIMIT and
MFR_IOUT_UC_FAULT_RESPONSE.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
ED
Soft-start and Soft-stop
The soft-start and soft-stop control functionality allows the
output voltage to ramp-up and ramp-down with defined
timing with respect to the control of the output. This can
be used to control inrush current and manage supply
­sequencing of multiple controllers.
The rise time is the time taken for the output to ramp to its
target voltage, while the fall time is the time taken for the
output to ramp down from its regulation voltage to 0 V. The
on delay time sets a delay from when the output is enabled
until the output voltage starts to ramp up. The off delay
time sets a delay from when the output is disabled until the
output voltage starts to ramp down.
N
TI
The products can be synchronized with an external o
­ scillator
or one product can be configured with the SYNC pin as a
SYNC output, working as a source of synchronization signal
for other products connected to the same synchronization
line. The SYNC pin of products being synchronized must be
configured as SYNC Input. Default configuration is using the
internal clock, independently of signal at the SYNC pin.
Synchronization is configured using PMBus command
MFR_USER_CONFIG.
Interleave_order is in the range 0-15. Number_in_group
is in the range 0-15 where a value of 0 means 16. The set
resolution for the phase offset is 360° / 16 = 22.5°.
By default Number_in_group = 0 and Interleave_order
= Four LSB’s of set PMBus address (see section PMBus
­Addressing).
U
Synchronization
Two or more products may be synchronized with an external
clock to eliminate beat frequencies reflected back to the
­input supply rail. Eliminating the slow beat f­requencies
(usually <10 kHz) eases the filtering requirements.
­Synchronization can also be utilized for phase spreading,
described in section Phase Spreading.
The phase offset is configured using the PMBus command
INTERLEAVE and is defined as:
N
Switching Frequency
The default switching frequency is chosen as the best
tradeoff between efficiency and thermal performance,
­output ripple and load transient performance. The switching
frequency can be reconfigured in a certain range using the
PMBus command FREQUENCY_SWITCH. Refer to Electrical
Specification for default switching frequency and range.
Changing the switching frequency will affect efficiency and
power dissipation, load transient response (control loop
characteristics) and output ripple.
date 08/24/2015 │ page 25 of 34
Output
control
IS
C
O
Phase Spreading
When multiple products share a common DC input supply,
spreading of the switching clock phase between the
­products can be utilized. This dramatically reduces input
­capacitance requirements and efficiency losses, since the
peak current drawn from the input supply is effectively
spread out over the whole switch period. This requires that
the products are synchronized using the SYNC pin.
The phase offset is measured from the rising edge of the
applied external clock to the rising edge of the PWM pulse
as illustrated below.
D
SYNC
clock
Phase
offset = 60°
PWM pulse
(VO/VI = 0.165)
Illustration of phase offset.
cui.com
On
Delay
Time
On
Ramp
time
VOUT
Illustration of Soft-Start and Soft-Stop.
Off
Delay
Time
Off
Ramp
Time
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
By default soft-stop is disabled and the regulation of output
voltage stops immediately when the output is disabled.
Soft-stop can be enabled through the PMBus command
ON_OFF_CONFIG. The delay and ramp times can be
reconfigured using the PMBus commands TON_DELAY,
TON_RISE, TOFF_DELAY and TOFF_FALL.
VOUT
Soft-start
ramp time
ED
Output Voltage Sequencing
A group of products may be configured to power up in a
predetermined sequence. This feature is especially useful
when powering advanced processors, FPGAs, and ASICs
that require one supply to reach its operating voltage prior
to another.
Time
U
Illustration of Pre-Bias Startup.
Voltage Tracking
The product integrates a lossless tracking scheme that
­allows its output to track a voltage that is applied to the
VTRK pin with no external components required. During
ramp-up, the output voltage follows the VTRK voltage until
the preset output voltage level is met. The product offers
two modes of tracking as follows:
VOUT
N
VOUT1
TI
VOUT2
1. Time
Illustration of Output Voltage Sequencing.
date 08/24/2015 │ page 26 of 34
Coincident. This mode configures the product to
ramp its output voltage at the same rate as the
voltage applied to the VTRK pin.
N
Different types of multi-product sequencing are supported:
Time based sequencing. Configuring the start delay
and rise time of each module through the PMBus
interface and by connecting the CTRL pin of each
product to a common enable signal.
2.
Event based sequencing. Routing the PG pin signal
of one module to the CTRL pin of the next module in
the sequence.
3. DDC based sequencing. Power Good triggered
sequencing with the same flexibility as time based
sequencing. Configured through the PMBus interface
and uses the DDC bus, see section Digital-DC bus.
IS
C
O
1.
2. Ratiometric. This mode configures the product to
ramp its output voltage at a rate that is a
percentage of the voltage applied to the VTRK pin.
The default setting is 50%, but a different tracking
ratio may be set by an external resistive voltage
divider.
D
Pre-Bias Startup Capability
Pre-bias startup often occurs in complex digital systems
when current from another power source is fed back
through a dual supply logic component, such as FPGAs or
ASICs. There could also be still charged output capacitors
when starting up shortly after turn-off.
The product incorporates synchronous rectifiers, but will not
sink current during startup, or turn off, or whenever a fault
shuts down the product in a pre-bias condition.
Illustration of Coincident Voltage Tracking.
Illustration of Ratiometric Voltage Tracking.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
ED
U
TI
Digital-DC Bus
The Digital-DC Bus, DDC, is used to communicate b
­ etween
products. This dedicated single wire bus provides the
­communication channel between devices for features such
as sequencing and fault spreading. The DDC solves the
PMBus data rate limitation. The DDC pin on all devices in an
application should be connected together. A pullup resistor
is required on the common DDC in order to guarantee the
rise time as follows:
down and b
­ roadcast the fault event over the DDC bus. The
other d
­ evices on the DDC bus will shut down together if
­configured to do so, and will attempt to re-start in their
prescribed order if configured to do so. Fault spreading is
configured using the PMBus command DDC_GROUP and
LEGACY_FAULT_GROUP.
N
The master device in a tracking group is defined as the
device that has the highest target output voltage within
the group. This master device will control the ramp rate
of all tracking devices and is not configured for tracking
mode. Any device configured in tracking mode will ignore
its ­soft-start/stop settings and take on the turn-on/turn-off
characteristics of the voltage present at the VTRK pin.
All of the CTRL pins in the tracking group must be
­connected and driven by a single logic source. Tracking is
configured using the PMBus command TRACK_CONFIG.
date 08/24/2015 │ page 27 of 34
T = RDDCCDDC≤1μs
IS
C
O
N
Where RDDC is the pull up resistor value and CDDC is the bus
loading. The pull-up resistor should be tied to an external
supply voltage in range from 2.5 to 5.5 V, which should be
present prior to or during power-up.
The DDC is an internal bus, such that it is only connected
across the modules and not the PMBus system host. DDC
addresses are assigned on a rail level, i.e. modules within
the same sequencing group share the same DDC a
­ ddress.
Addressing groups across the DDC is done with a 5 bit DDC
ID, yielding a theoretical total of 32 groups that can be
shared with a single DDC bus.
By default the DDC ID is set to the five LSB’s of set PMBus
address (see section PMBus Addressing).
D
Broadcast Control
The product can be configured to broadcast output voltage
enable or setting of output voltage level over the DDC bus
to other devices in the group. If configured to do so, a
­device receiving a PMBus OPERATION command or
VOUT_COMMAND command will broadcast the same
command over the DDC bus, and other devices on the DDC
bus will respond to the same commands. Broadcast control
is configured using the PMBus c
­ ommand DDC_GROUP.
Fault Spreading
The product can be configured to broadcast a fault event
over the DDC bus to the other devices in the group.
When a nondestructive fault occurs and the device is
­configured to shut down on a fault, the device will shut
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
THERMAL CONSIDERATION
date 08/24/2015 │ page 28 of 34
U
Definition of Reference Temperature TP1
The temperature at position P1 has been used as a
­reference temperature for the Electrical Specification data
provided.
TI
Definition of Product Operating Temperature
The temperature at positions P1, P2, P3, P4 and P5 should
not exceed the maximum temperatures in the table below.
The number of measurement points may vary with d
­ ifferent
thermal designs and topologies. Temperatures above
­specified maximum measured at the specified positions are
not a
­ llowed and may cause permanent damage.
Note that the max values are the absolute maximum
rating (non destruction) and that the provided Electrical
­Specification data is guaranteed up to TP1 = +95°C.
Note that the same PCB is used for the V, HT and HS
­versions of the modules.
N
General
The product is designed to operate in different thermal
environments and sufficient cooling must be provided
to ­ensure reliable operation. Cooling is achieved mainly
by conduction, from the pins to the host board, and
­convection, which is dependent on the airflow across the
product. Increased airflow enhances the cooling of the
­product. The Output Current Derating graph found in the
Output section for each model provides the available output
current vs. ambient air temperature and air velocity at
specified VI. The product is tested on a 254 x 254 mm, 35
μm (1 oz), test board mounted vertically in a wind tunnel
with a cross-section of 608 x 203 mm. The test board has
16 layers.
ED
NDM3ZS-60V Front Side View
N
Position
Description
P1
power inductor
P2
VR controller
115°C
P3
Q1
125°C
Q2
125°C
Q3
125°C
IS
C
P5
NDM3ZS-60V Back Side View
D
Max. Temperature
125°C
O
P4
Over Temperature Protection (OTP)
The products are protected from thermal overload by an
internal over temperature shutdown function monitoring
the power inductor or the VR controller. The default m
­ onitor
location is the power inductor, the VR controller can be
monitored by use of PMBus commands.
These temperatures are continously monitored and when a
temperature rises above the configured fault threshold level
the product will respond as configured. The product can
respond in several ways as follows:
1.
Immediate and definite shutdown of output voltage
until the fault is cleared by PMBus command
CLEAR_FAULTS or the output voltage is re-enabled.
2.
Immediate shutdown of output voltage while the
temperature is above the warning threshold.
Operation resumes automatically and the output is
enabled when the temperature has fallen below the
warning threshold, i.e. there is a hysteresis defined
by the difference between the fault threshold and
the warning threshold.
Default response is option 2. The default OTP thresholds
and hysteresis are specified in Electrical Characteristics.
The OTP limit, hysteresis and response for temperature in
position P1 is configured using the PMBus commands
OT_FAULT_LIMIT, OT_WARN_LIMIT and
OT_FAULT_RESPONSE.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
ED
PCB Layout Considerations
The radiated EMI performance of the product will depend on
the PCB layout and ground layer design. If a ground layer is
used, it should be connected to the output of the product
and the equipment ground or chassis.
A ground layer will increase the stray capacitance in the PCB
and improve the high frequency EMC performance.
D
IS
C
O
N
TI
N
U
Further layout recommendations are listed below.
•
The pin strap resistors, RSET, and RSA should be
placed as close to the product as possible to
minimize loops that may pick up noise.
•
Avoid current carrying planes under the pin strap
resistors and the PMBus signals.
•
The capacitors CIN should be placed as close to the
input pins as possible.
•
The capacitors COUT should be placed close to the
load.
•
The point of output voltage sense should be “down
stream” of COUT.
•
Care should be taken in the routing of the
connections from the sensed output voltage to the
+S and –S terminals. These sensing connections
should be routed as a differential pair, preferably
between ground planes which are not carrying high
currents. The routing should avoid areas of high
electric or magnetic fields.
•
If possible use planes on several layers to carry VIN, VOUT and GND. There should be a large ­
number of vias close to the VIN, VOUT and GND pads in order to lower input and output impedances and improve heat spreading between the product and the host board.
date 08/24/2015 │ page 29 of 34
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
General reflow process
specifications
SnPb eutectic
Pb-free
average ramp up (TPRODUCT)
3°C/s max
3°C/s max
Typical solder melting
(liquidus) temperature (TL)
183°C
221°C
60s
210°C
Maximum Product Temperature Requirements
Top of the product PWB near pin 10A is chosen as reference
location for the maximum (peak) allowed product
­temperature (TPRODUCT) since this will likely be the warmest
part of the product during the reflow process.
SnPb solder processes
For SnPb solder processes, the product is qualified for MSL
1 according to IPC/JEDEC standard J-STD-020C. During
reflow TPRODUCT must not exceed 225 °C at any time.
60s
235°C
225°C
Average ramp-down (TPRODUCT)
6°C/s max
6°C/s max
260°C
Maximum time 25°C to peak
6 minutes
6 minutes
Dry Pack Information
Products intended for Pb-free reflow soldering processes are
delivered in standard moisture barrier bags according to
IPC/JEDEC standard J-STD-033 (Handling, packing, shipping
and use of moisture/reflow sensitivity surface mount
­devices). Using products in high temperature Pb-free
­soldering processes requires dry pack storage and handling.
In case the products have been stored in an uncontrolled
environment and no longer can be considered dry, the
­modules must be baked according to J-STD-033.
N
Peak product temperature (TPRODUCT)
Temperature
TPRODUCT maximum
TPIN minimum
Pin
profile
O
TL
Lead-free (Pb-free) solder processes
For Pb-free solder processes, a pin temperature (TPIN) in
excess of the solder melting temperature (TL, 217 to
221°C for SnAgCu solder alloys) for more than 60 seconds
and a peak temperature of 245°C on all solder joints is
­recommended to ensure a reliable solder joint.
TI
Minimum reflow time above TL
Minimum pin temperature (TPIN)
ED
The surface mount product is intended for forced c
­ onvection
or vapor phase reflow soldering in SnPb or Pb-free
­processes. The reflow profile should be optimised to avoid
excessive heating of the product. It is recommended
to have a sufficiently extended preheat time to ensure
an even temperature across the host PWB and it is also
­recommended to minimize the time in reflow.
A no-clean flux is recommended to avoid entrapment of
cleaning fluids in cavities inside the product or between the
product and the host board, since cleaning residues may
­affect long term reliability and isolation voltage.
U
and Through-Hole Mount Pin in Paste Assembly
board, up to a recommended maximum temperature of
­ ontrolled
245°C could be used, if the products are kept in a c
environment (dry pack handling and storage) prior to
­assembly.
N
SOLDERING INFORMATION - Surface Mounting
date 08/24/2015 │ page 30 of 34
IS
C
Time in preheat
/ soak zone
Time in
reflow
Time 25°C to peak
Product
profile
Thermocoupler Attachment
Time
Minimum Pin Temperature Recommendations
Pin number 2B is chosen as reference location for the
minimum pin temperature recommendation since this will
likely be the coolest solder joint during the reflow process.
D
SnPb solder processes
For SnPb solder processes, a pin temperature (TPIN) in
excess of the solder melting temperature, (TL, 183°C
for S
­ n63Pb37) for more than 60 seconds and a peak
­temperature of 220°C is recommended to ensure a reliable
solder joint. For dry packed products only: depending on
the type of solder paste and flux system used on the host
cui.com
Pin 2B for measurement of minimum
Pin (solder joint) temperature, TPIN
Top of PWB near
Pin 10A for measurement
of maximum product temperature,
TPRODUCT
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
SOLDERING INFORMATION - Hole Mounting
Tray Specifications
material
antistatic PS
surface resistance
10 < Ohm/square < 1010
5
the tape is not bakeable
56 mm [2.20 inch]
pocket pitch, P1
32 mm [1.26 inch]
reel capacity
15 mm [0.709 inch]
100 products (2 full trays/box)
35 g empty tray, 549 g full tray
U
N
13 mm [0.51 inch]
381 mm [15 inch]
130 products/reel
1.8 kg/full reel
D
IS
C
reel weight
the trays are not bakeable
tray weight
O
reel diameter
bakeability
tray thickness
box capacity
N
bakeability
tape width, W
pocket depth, K0
antistatic PS
101 < Ohm/square < 106
TI
Carrier Tape Specifications
material
surface resistance
ED
The hole mounted product is intended for plated through
hole mounting by wave or manual soldering. The pin
­temperature is specified to maximum to 270°C for
­maximum 10 seconds. A maximum preheat rate of 4°C/s
and maximum preheat temperature of 150°C is s
­ uggested.
When soldering by hand, care should be taken to avoid
­direct contact between the hot soldering iron tip and the
pins for more than a few seconds in order to prevent
­overheating.
A no-clean flux is recommended to avoid entrapment of
cleaning fluids in cavities inside the product or between the
product and the host board. The cleaning residues may
­affect long time reliability and isolation voltage.
Delivery Package Information
The products are delivered in antistatic trays and in
­antistatic carrier tape (EIA 481 standard).
date 08/24/2015 │ page 31 of 34
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 32 of 34
PRODUCT QUALIFICATION SPECIFICATIONS
Characteristics
External visual inspection
IPC-A-610
Change of temperature
(Temperature cycling)
IEC 60068-2-14 Na
Temperature range
Number of cycles
Dwell/transfer time
Cold (in operation)
IEC 60068-2-1 Ad
Temperature TA
Duration
Damp heat
IEC 60068-2-67 Cy
Temperature
Humidity
Duration
Dry heat
IEC 60068-2-2 Bd
Temperature
Duration
Electrostatic discharge
susceptibility
IEC 61340-3-1, JESD 22-A114
IEC 61340-3-2, JESD 22-A115
Human body model (HBM)
Machine Model (MM)
Class 2, 2000 V
Class 3, 200 V
Immersion in cleaning solvents
IEC 60068-2-45 XA, method 2
Water
Glycol ether
Isopropyl alcohol
55°C
35°C
35°C
Mechanical shock
IEC 60068-2-27 Ea
Peak acceleration
Duration
100 g
6 ms
Moisture reflow sensitivity1
J-STD-020C
Level 1 (SnPb-eutectic)
Level 3 (Pb Free)
225°C
260°C
Operational life test
MIL-STD-202G, method 108A
Duration
1000 h
Resistance to soldering heat2
IEC 60068-2-20 Tb, method 1A
Solder temperature
Duration
270°C
10-13 s
Robustness of terminations
IEC 60068-2-21 Test Ua1
IEC 60068-2-21 Test Ue1
Through hole mount products
Surface mount products
All leads
All leads
IEC 60068-2-58 test Td 1
Preconditioning
Temperature, SnPb Eutectic
Temperature, Pb-free
150°C dry bake 16 h
215°C
235°C
IEC 60068-2-20 test Ta 2
Preconditioning
Temperature, SnPb Eutectic
Temperature, Pb-free
Steam ageing
235°C
245°C
Frequency
Spectral density
Duration
10 to 500 Hz
0.07 g2/Hz
10 min in each direction
Vibration, broad band random
ED
-45°C
72 h
85°C
85 % RH
1000 hours
125°C
1000 h
U
N
IEC 60068-2-64 Fh, method 1
1. Only for products intended for reflow soldering (surface mount products).
2. Only for products intended for wave soldering (plated through hole products)
IS
C
Notes:
TI
N
O
Solderability
-40 to 100°C
1000
15 min/0-1 min
General Information
The calculations for CUI module failure rate (λ) and mean time between failures (MTBF) are calculated at maximum output
power and operating ambient temperature (TA) of + 40ºC. The Telcordia SR-332 Issue 2 Method 1 (parts count method) is
used to calculate the mean steady-state failure rate and standard deviation (σ). The MTBF is defined as 1/ λ.
For the NDM3Z-90:
λ
36 nFailures/h
σ
7 nFailures/h
27 Mh
MTBF at 90% confidence level
22 Mh
D
MTBF
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 33 of 34
Compatibility with RoHS Requirements
CUI NDM modules are compatible with the relevant clauses and requirements of RoHS directive 2011/65/EU. They have a
maximum concentration of 0.01% by weight of cadmium and 0.1% by weight in homogeneous materials for lead, mercury,
hexavalent chromium, PBB and PBDE.
ED
The Statement of Compliance document notes exemptions to the RoHS directive present in CUI Novum modules.
CUI Novum modules meet and will continue to meet the obligations under regulation (EC) No 1907/2006 addressing the
registration, evaluation, authorization and restriction of chemicals (REACH) as they become applicable. CUI will utilize the
product materials declarations to communicate information on substances in the products.
U
Quality Statement
High quality of CUI products are achieved through conservative design rules, numerous design reviews and product
­qualifications. Products are designed and manufactured with a philosophy where quality systems and methods such as ISO
9000, Six Sigma and SPC are employed to ensure continuous improvements. Modules with early failures are screened out
and parts are subjected to ATE-based final testing.
N
Warranty
Explanations of warranty period and conditions can be found in the CUI Modules General Terms and Condition of Sale.
TI
Limitation of Liability
CUI Inc does not make any other warranties, expressed or implied including any warrant of merchantability or fitness for
a particular purpose (including, but not limited to use in life support applications, where malfunctions of product can cause
injury to a person’s health or life).
© CUI Inc 2015
N
The information and specifications in this technical document are believed to be correct at the time of publication. ­However,
no liability is accepted for inaccuracies, printing errors or for any consequences thereof. CUI Inc reserves the right to
change the contents of this technical specification at any time without prior notice.
O
Safety
CUI NDM modules are designed in accordance with safety standards IEC/EN/UL 60950-1 Safety of Information Technology
Equipment.
IS
C
On-board DC/DC converters and DC/DC regulators are defined as component power supplies and thus cannot fully c
­ omply
with the provisions of any safety requirements without “conditions of acceptability”. Clearance between c
­ onductors and
between conductive parts of the component power supply and conductors on the board in the final product must meet
the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with l­imited
­stand-off (see Mechanical Information and Safety Certificate for further information). It is the responsibility of the
­installer to ensure that the final product housing these components complies with the requirements of all applicable safety
­standards and regulations for the final product.
CUI NDM modules are certified in accordance with EN 60950-1 and UL 60950-1 recognized. All parts of the CUI NDM
­modules meet the flammability rating requirements for V-0 class material according to IEC 60695-11-10, Fire hazard
­testing, test flames – 50 W horizontal and vertical flame test methods.
D
A slow blow fuse is recommended to be placed at the input of each DC/DC converter. The fuse should be placed in front
of the input filter if such a filter is used. The fuse will provide the following functions in the rare event of a component
­problem that imposes a short circuit on the input source:
• Isolate the fault from the input power source so as to isolate the fault from the other parts of the system
• Protect the distribution wiring from excessive current thus preventing hazardous overheating
The DC/DC regulator output is SELV if the input source meets the requirements for SELV circuits according to
IEC/EN/UL 60950-1.
cui.com
For more information, please visit the product page.
CUI Inc │ MODEL: NDM3ZS-60 │ DESCRIPTION: AUTO COMPENSATED, DIGITAL DC-DC POL CONVERTER
date 08/24/2015 │ page 34 of 34
rev.
date
1.02
08/24/2015
ED
REVISION HISTORY
D
IS
C
O
N
TI
N
U
The revision history provided is for informational purposes only and is believed to be accurate.
Headquarters
20050 SW 112th Ave.
Tualatin, OR 97062
800.275.4899
Fax 503.612.2383
cui.com
[email protected]
Novum is a trademark of CUI.
PMBus is a trademark of SMIF, Inc.
Solus is a trademark of CUI
Digital-DC is a trademark of Intersil Corporation.
CUI Novum products use patented technology licensed from Power-One.
CUI Novum products use technology covered under US patents 7,777,458 and 7,812,577
All other trademarks are the property of their respective owners.
CUI offers a two (2) year limited warranty. Complete warranty information is listed on our website.
CUI reserves the right to make changes to the product at any time without notice. Information provided by CUI is believed to be accurate and reliable. However, no responsibility is
assumed by CUI for its use, nor for any infringements of patents or other rights of third parties which may result from its use.
CUI products are not authorized or warranted for use as critical components in equipment that requires an extremely high level of reliability. A critical component is any component of a
life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
Similar pages