ds90335-ds07-13735-1e.pdf

FUJITSU SEMICONDUCTOR
DATA SHEET
DS07-13735-2E
16-bit Microcontroller
CMOS
F2MC-16LX MB90335 Series
MB90337/F337/V330A
■ DESCRIPTION
The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral
devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but
also Mini-HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices
such as displays and audio devices, and control of mobile devices that support USB communications. While
inheriting the AT architecture of the F2MC* family, the instruction set supports the C language and extended
addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial
collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.
Note : F2MC is the abbreviation of FUJITSU Flexible Microcontroller.
■ FEATURES
• Clock
• Built-in oscillation circuit and PLL clock frequency multiplication circuit
• Oscillation clock
• The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
• Clock for USB is 48 MHz
• Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
• Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock
24 MHz and at operating VCC = 3.3 V)
• The maximum memory space:16 Mbytes
• 24-bit addressing
• Bank addressing
(Continued)
Be sure to refer to the “Check Sheet” for the latest cautions on development.
“Check Sheet” is seen at the following support page
URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html
“Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system
development.
Copyright©2004-2007 FUJITSU LIMITED All rights reserved
2007.10
MB90335 Series
(Continued)
• Instruction system
• Data types: Bit, Byte, Word, Long word
• Addressing mode (23 types)
• Enhanced high-precision computing with 32-bit accumulator
• Enhanced Multiply/Divide instructions with sign and the RETI instruction
• Instruction system compatible with high-level language (C language) and multi-task
• Employing system stack pointer
• Instruction set symmetry and barrel shift instructions
• Program Patch Function (2 address pointer)
• 4-byte instruction queue
• Interrupt function
• Priority levels are programmable
• 20 interrupts function
• Data transfer function
• Extended intelligent I/O service function (EI2OS) : Maximum of 16 channels
• µDMAC : Maximum 16 channels
• Low Power Consumption Mode
• Sleep mode (with the CPU operating clock stopped)
• Time-base timer mode (with the oscillator clock and time-base timer operating)
• Stop mode (with the oscillator clock stopped)
• CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
• Package
• LQFP-64P (FPT-64P-M09 : 0.65 mm pin pitch)
• Process : CMOS technology
• Operation guaranteed temperature: −40 °C to +85 °C (0 °C to +70 °C when USB is in use)
2
MB90335 Series
■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)
• I/O port : Max 45 ports
• Time-base timer : 1channel
• Watchdog timer : 1 channel
• 16-bit reload timer : 1 channel
• Multi-functional timer
• 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be
set by the program.
• 16-bit PWC timer : 1 channel
Timer function and pulse width measurement function
• UART : 2 channels
• Equipped with Full duplex double buffer with 8-bit length
• Asynchronous transfer or clock-synchronous serial (extended I/O serial) transfer can be set.
• Extended I/O serial interface : 1 channel
• DTP/External interrupt circuit (8 channels)
• Activate the extended intelligent I/O service by external interrupt input
• Interrupt output by external interrupt input
• Delayed interrupt output module
• Output an interrupt request for task switching
• USB : 1 channel
• USB function (conform to USB 2.0 Full Speed)
• Full Speed is supported/Endpoint are specifiable up to six.
• Dual port RAM (The FIFO mode is supported).
• Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
• USB Mini-HOST function
• I2C* Interface : 1 channel
• Supports Intel SM bus standards and Phillips I2C bus standards
• Two-wire data transfer protocol specification
• Master and slave transmission/reception
* : I2C license :
Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use,
these components in an I2C system provided that the system conforms to the I2C Standard Specification as
defined by Phillips.
3
MB90335 Series
■ PRODUCT LINEUP
Part number
MB90V330A
For evaluation
Type
MB90F337
Built-in Flash Memory
MB90337
Built-in MASK ROM
ROM capacity
No
64 Kbytes
RAM capacity
28 Kbytes
4 Kbytes
Used bit
⎯
CPU functions
Number of basic instructions
Minimum instruction
execution time
Addressing type
Program Patch Function
Maximum memory space
: 351 instructions
: 41.6 ns / at oscillation of 6 MHz
(When 4 times are used : Machine clock of 24 MHz)
: 23 types
: For 2 address pointers
: 16 Mbytes
Ports
I/O Ports(CMOS) 45 ports
UART
Equipped with full-duplex double buffer
Clock synchronous or asynchronous operation selectable.
It can also be used for I/O serial.
Built-in special baud-rate generator
Built-in 2 channels
16-bit reload timer
16-bit reload timer operation
Built-in 1 channel
Multi-functional timer
8/16-bit PPG timer (8-bit mode × 4 channels, 16-bit mode × 2 channels)
16-bit PWC timer × 1 channel
DTP/External interrupt
8 channels
Interrupt factor : “L”→“H” edge /“H”→“L” edge /“L” level /“H” level selectable
I2C
1 channel
Emulator-specific
power supply *
Extended I/O serial interface 1 channel
USB
1 channel
USB function (conform to USB 2.0 Full Speed)
USB Mini-HOST function
Withstand voltage of 5 V
8 ports (Excluding UTEST and I/O for I2C)
Low Power Consumption
Mode
Sleep mode/Timebase timer mode/Stop mode/CPU intermittent mode
Process
CMOS
Operating voltage VCC
3.3 V ± 0.3 V (at maximum machine clock 24 MHz)
* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to
the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.
■ PACKAGES AND PRODUCT MODELS
Package
FPT-64P-M09 (LQFP-0.65 mm)
PGA-299C-A01 (PGA)
: Yes
4
: No
MB90337
MB90F337
MB90V330A
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
UTEST
Vss
DVM
DVP
Vcc
Vss
HVM
HVP
Vcc
HCON
P42/SIN0
P43/SOT0
P44/SCK0
P45/SIN1
P46/SOT1
P47/SCK1
P52
P53
Vss
MD2
MD1
MD0
RST
P54
P00
P01
P02
P03
P04
P05
P06
P07
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
P51
P41/TOT0
P40/TIN0
P67/INT7/SDA0
P66/INT6/SCL0
P65/INT5/PWC
P64/INT4/SCK
P63/INT3/SOT
P62/INT2/SIN
P61/INT1
P60/INT0
P27/PPG3
P26/PPG2
P25/PPG1
P50
Vcc
MB90335 Series
■ PIN ASSIGNMENT
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Vss
X1
X0
P24/PPG0
P23
P22
P21
P20
P17
P16
P15
P14
P13
P12
P11
P10
(FPT-64P-M09)
5
MB90335 Series
■ PIN DESCRIPTION
Pin no.
Pin name
I/O
Circuit
type*
46 , 47
X0, X1
A
It is a terminal which connects the oscillator.
Oscillation
When connecting an external clock, leave the X1 pin side
status
unconnected.
23
RST
F
Reset input External reset input pin.
25 to 32
P00 to P07
Status at
reset/
function
Function
I
General purpose input/output port.
The ports can be set to be added with a pull-up resistor
(RD00 to RD07 = 1) by the pull-up resistor setting register
(RDR0). (When the power output is set, it is invalid.)
33 to 40
P10 to P17
I
General purpose input/output port.
The ports can be set to be added with a pull-up resistor
(RD10 to RD17 = 1) by the pull-up resistor setting register
(RDR1). (When the power output is set, it is invalid.)
41 to 44
P20 to P23
D
General purpose input/output port.
45
51 to 53
62
63
11
12
13
14
15
16
P24
PPG0
P25 to P27
PPG1 to PPG3
P40
TIN0
P41
TOT0
P42
SIN0
P43
SOT0
P44
SCK0
P45
SIN1
P46
SOT1
P47
SCK1
D
D
H
H
H
H
H
H
H
H
General purpose input/output port.
Functions as output pins of PPG timers ch.0.
General purpose input/output port.
Functions as output pins of PPG timers ch.1 to ch.3.
General purpose input/output port.
Function as event input pin of 16-bit reload timer.
General purpose input/output port.
Port input Function as output pin of 16-bit reload timer.
General purpose input/output port.
(Hi-Z)
Functions as a data input pin for UART ch.0.
General purpose input/output port.
Functions as a data output pin for UART ch.0.
General purpose input/output port.
Functions as a clock I/O pin for UART ch.0.
General purpose input/output port.
Functions as a data input pin for UART ch.1.
General purpose input/output port.
Functions as a data output pin for UART ch.1.
General purpose input/output port.
Functions as a clock I/O pin for UART ch.1.
50
P50
K
General purpose input/output port.
64
P51
K
General purpose input/output port.
17, 18
P52, P53
K
General purpose input/output port.
24
P54
K
General purpose input/output port.
(Continued)
6
MB90335 Series
(Continued)
Pin no.
54, 55
Pin name
P60, P61
INT0, INT1
I/O
Circuit
type*
Status at
reset/
function
General purpose input/output port (withstand voltage of 5 V) .
C
Functions as the input pin for external interrupt ch.0 and ch.1.
P62
56
57
INT2
General purpose input/output port (withstand voltage of 5 V) .
C
Functions as the input pin for external interrupt ch.2.
SIN
Data input pin for extended I/O serial interface.
P63
General purpose input/output port (withstand voltage of 5 V) .
INT3
C
Functions as the input pin for external interrupt ch.3.
SOT
Data output pin for extended I/O serial interface.
P64
58
INT4
General purpose input/output port (withstand voltage of 5 V) .
C
SCK
INT5
Functions as the input pin for external interrupt ch.4.
Port input
(Hi-Z)
P65
59
C
Clock I/O pin for extended I/O serial interface.
General purpose input/output port (withstand voltage of 5 V) .
Functions as the input pin for external interrupt ch.5.
PWC
Functions as the PWC input pin.
P66
General purpose input/output port (withstand voltage of 5 V) .
INT6
60
Functions as the input pin for external interrupt ch.6.
C
Functions as the input/output pin for I2C interface clock. The port
output must be placed in Hi-Z state during I2C interface
operation.
SCL0
P67
61
Function
INT7
General purpose input/output port (withstand voltage of 5 V) .
Functions as the input pin for external interrupt ch.7.
C
Functions as the I2C interface data input/output pin. The port output must be placed in Hi-Z state during I2C interface operation.
SDA0
UTEST
input
USB test pin.
Connect this to a pull-down resistor during normal usage.
1
UTEST
C
3
DVM
J
4
DVP
J
7
HVM
J
USB input USB function D + pin.
(SUSPEND) USB Mini-HOST D − pin.
8
HVP
J
USB Mini-HOST D + pin.
High output External pull-up resistor connection pin.
USB function D − pin.
10
HCON
E
21, 22
MD1, MD0
B
20
MD2
G
5
Vcc
⎯
Power supply pin.
9
Vcc
⎯
Power supply pin.
49
Vcc
⎯
Mode input Input pin for selecting operation mode.
Power supply pin.
Power
supply
2
Vss
⎯
6
Vss
⎯
19
Vss
⎯
Power supply pin (GND).
48
Vss
⎯
Power supply pin (GND).
Power supply pin (GND).
Power supply pin (GND).
* : For circuit information, refer to “■ I/O CIRCUIT TYPE”.
7
MB90335 Series
■ I/O CIRCUIT TYPE
Type
Circuit
Remarks
X1
Clock input
A
• Oscillation feedback resistor of
approx. 1 MΩ
• With standby control
X0
Standby control signal
CMOS hysteresis input
B
CMOS hysteresis
input
• CMOS hysteresis input
• N-ch open drain output
N-ch
Nout
C
CMOS hysteresis input
Standby control signal
P-ch
Pout
N-ch
Nout
D
CMOS hysteresis input
Standby control signal
• CMOS output
• CMOS hysteresis input
(With input interception function at
standby)
Notes : • Share one output buffer because
both output of I/O port and
internal resource are used.
• Share one input buffer because
both input of I/O port and internal
resource are used.
CMOS output
P-ch
Pout
N-ch
Nout
E
CMOS hysteresis input with pull-up
resistor
R
F
CMOS hysteresis
input
G
R
CMOS hysteresis
input
• CMOS hysteresis input with pull-down
resistor of approx. 50 kΩ
• Flash product is not provided with pulldown resistor.
(Continued)
8
MB90335 Series
(Continued)
Type
Circuit
H
Remarks
P-ch
Pout
N-ch
Nout
Open drain control
signal
• CMOS output
• CMOS hysteresis input
(With input interception function at
standby)
With open drain control signal
CMOS hysteresis input
Standby control signal
• CMOS output
• CMOS input
(With input interception function at
standby)
• Programmable input pull-up resistor
CTL
R
I
P-ch
Pout
N-ch
Nout
CMOS input
Standby control signal
USB I/O pin
D + input
D - input
D+
Differential input
D−
Full D + output
J
Full D - output
Low D + output
Low D - output
Direction
Speed
K
P-ch
Pout
N-ch
Nout
• CMOS output
• CMOS input
(With input interception function at
standby)
CMOS input
Standby control signal
9
MB90335 Series
■ HANDLING DEVICES
1. Preventing latch-up and turning on power supply
latch-up may occur on CMOS IC under the following conditions:
• If a voltage higher than VCC or lower than VSS is applied to input and output pins.
• A voltage higher than the rated voltage is applied between VCC and VSS.
When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When
using CMOS IC, take great care to prevent the occurrence of latch-up.
2. Treatment of unused pins
Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 kΩ. Any unused
input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused
input pins. If there is unused output pin, make it to open.
3. About the attention when the external clock is used
Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or
when recovering from sub-clock or stop mode. When suing an external clock, 25 MHz should be the upper
frequency limit.
The following figure shows a sample use of external clock signals.
• Using external clock
X0
OPEN
X1
4. Treatment of power supply pins (VCC/VSS)
In products with multiple VCC or VSS pins, the pins of the same potential are internally connected in the device
to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply
and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals
caused by the rise in the ground level, and to conform to the total output current rating.
Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance.
It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 µF between VCC and VSS pins
near this device.
5. About crystal oscillator circuit
Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that
X0, X1, the crystal oscillator (or ceramic oscillator) , and the bypass capacitor to ground are located as close to
the device as possible.
It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane
because stable operation can be expected with such a layout.
Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.
6. Caution on Operations during PLL Clock Mode
On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while
the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its
self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.
10
MB90335 Series
7. Stabilization of supply voltage
A sudden change in the supply voltage may cause the device to malfunction even within the VCC supply voltage
operating range. For stabilization reference, the supply voltage should be stabilized so that VCC ripple variations
(peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard VCC supply
voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply
switching.
8. Writing to flash memory
For serial writing to flash memory, always make sure that the operating voltage VCC is between 3.13 V and 3.6 V.
For normal writing to flash memory, always make sure that the operating voltage VCC is between 3.0 V and 3.6 V.
11
MB90335 Series
■ BLOCK DIAGRAM
X0, X1
RST
MD0 to MD2
Clock control
circuit
F2MC-16LX
CPU
Interrupt
controller
RAM
8/16-bit PPG
timer
ch.0 to ch.3*
PPG0 to PPG3
16-bit PWC
PWC
SIO
SIN
SOT
SCK
ROM
SIN0, SIN1
SOT0, SOT1
SCK0, SCK1
SCL0
SDA0
TOT0
TIN0
DVP
DVM
HVP
HVM
HCON
UTEST
INT0 to INT7
Internal data bus
UART/SIO
ch.0, ch.1
I2C
16-bit reload
timer
µDMAC
USB
(Function)
(Mini-HOST)
External interrupt
I/O port (port 0, 1, 2, 4, 5, 6)
P00
P10
P20
P40
P50
P60
P07
P17
P27
P47
P54
P67
* : Channel for use in 8-bit mode. 2 channels (ch.1, ch.3) are used in 16-bit mode.
Note : I/O ports share pins with peripheral function (resources) .
For details, refer to “■ PIN ASSIGNMENT” and “■ PIN DESCRIPTION”.
Note also that pins used for peripheral function (resources) cannot serve as I/O ports.
12
MB90335 Series
■ MEMORY MAP
Single chip mode (with ROM mirror function)
MB90V330A
FFFFFFH
ROM (FF bank)
FF0000H
00FFFFH
008000H
007FFFH
007900H
MB90F337
FFFFFFH
ROM (FF bank)
FF0000H
ROM area
(image of FF bank)
Peripheral area
00FFFFH
008000H
007FFFH
007900H
MB90337
FFFFFFH
ROM (FF bank)
FF0000H
ROM area
(image of FF bank)
Peripheral area
00FFFFH
008000H
007FFFH
007900H
ROM area
(image of FF bank)
Peripheral area
007100H
RAM area
(28 Kbytes)
000100H
Register
0000FBH
001100H
000100H
0000FBH
Peripheral area
000000H
RAM area
(4 Kbytes)
Register
001100H
000100H
0000FBH
Peripheral area
000000H
RAM area
(4 Kbytes)
Register
Peripheral area
000000H
Notes : • When the ROM mirror function register has been set, the mirror image data at upper addresses (“FF8000H
to FFFFFFH” ) of bank FF is visible from the upper addresses (“008000H to 00FFFFH”) of bank 00.
• The ROM mirror function is effective for using the C compiler small model.
• The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in
bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be
reproduced in bank 00.
• When the C compiler small model is used, the data table mirror image can be shown at “008000H to
00FFFFH” by storing the data table at “FF8000H to FFFFFFH”.
Therefore, data tables in the ROM area can be referred without declaring the far addressing with
the pointer.
13
MB90335 Series
■ F2MC-16L CPU PROGRAMMING MODEL
• Dedicated register
AH
Accumulator
AL
USP
User stack pointer
SSP
System stack pointer
PS
Processor status
PC
Program counter
DPR
Direct page register
PCB
Program bank register
DTB
Data bank register
USB
User stack bank register
SSB
System stack bank register
ADB
Additional data bank register
8-bit
16-bit
32-bit
• General purpose registers
MSB
LSB
16-bit
000180H + RP × 10H
RW0
RL0
RW1
RW2
RL1
RW3
R1
R0
RW4
R3
R2
RW5
R5
R4
RW6
R7
R6
RW7
RL2
RL3
• Processor status
Bit 15
PS
14
13 12
ILM
8 7
RP
0
CCR
MB90335 Series
■ I/O MAP
Address
Register
abbreviation
Read/
Write
Resource name
Initial Value
000000H
PDR0
Port 0 Data Register
R/W
Port 0
XXXXXXXXB
000001H
PDR1
Port 1 Data Register
R/W
Port 1
XXXXXXXXB
000002H
PDR2
Port 2 Data Register
R/W
Port 2
XXXXXXXXB
Register
000003H
Prohibited
000004H
PDR4
Port 4 Data Register
R/W
Port 4
XXXXXXXXB
000005H
PDR5
Port 5 Data Register
R/W
Port 5
- - - XXXXXB
000006H
PDR6
Port 6 Data Register
R/W
Port 6
XXXXXXXXB
000007H
to
00000FH
Prohibited
000010H
DDR0
Port 0 Direction Register
R/W
Port 0
0 0 0 0 0 0 0 0B
000011H
DDR1
Port 1 Direction Register
R/W
Port 1
0 0 0 0 0 0 0 0B
000012H
DDR2
Port 2 Direction Register
R/W
Port 2
0 0 0 0 0 0 0 0B
000013H
Prohibited
000014H
DDR4
Port 4 Direction Register
R/W
Port 4
0 0 0 0 0 0 0 0B
000015H
DDR5
Port 5 Direction Register
R/W
Port 5
- - - 0 0 0 0 0B
000016H
DDR6
Port 6 Direction Register
R/W
Port 6
0 0 0 0 0 0 0 0B
000017H
to
00001AH
Prohibited
00001BH
ODR4
Port 4 Output Pin Register
R/W
Port 4 (Open-drain
0 0 0 0 0 0 0 0B
control)
00001CH
RDR0
Port 0 Pull-up Resistance Register
R/W
Port 0 (PULL-UP) 0 0 0 0 0 0 0 0B
00001DH
RDR1
Port 1 Pull-up Resistance Register
R/W
Port 1 (PULL-UP) 0 0 0 0 0 0 0 0B
00001EH
Prohibited
00001FH
000020H
SMR0
Serial Mode Register 0
R/W
0 0 1 0 0 0 0 0B
000021H
SCR0
Serial Control Register 0
R/W
0 0 0 0 0 1 0 0B
SIDR0
Serial Input Data Register 0
R
SODR0
Serial Output Data Register 0
W
000022H
000023H
SSR0
000024H
UART0
XXXXXXXXB
Serial Status Register 0
R/W
0 0 0 0 1 0 0 0B
UTRLR0
UART Prescaler Reload Register 0
R/W
000025H
UTCR0
UART Prescaler Control Register 0
R/W
Communication 0 0 0 0 0 0 0 0B
Prescaler (UART0) 0 0 0 0 - 0 0 0B
000026H
SMR1
Serial Mode Register 1
R/W
0 0 1 0 0 0 0 0B
000027H
SCR1
Serial Control Register 1
R/W
0 0 0 0 0 1 0 0B
SIDR1
Serial Input Data Register 1
R
SODR1
Serial Output Data Register 1
W
000028H
000029H
SSR1
Serial Status Register 1
R/W
UART1
XXXXXXXXB
0 0 0 0 1 0 0 0B
(Continued)
15
MB90335 Series
Address
Register
abbreviation
Read/
Write
00002AH
UTRLR1
UART Prescaler Reload Register 1
R/W
00002BH
UTCR1
UART Prescaler Control Register 1
R/W
Communication 0 0 0 0 0 0 0 0B
Prescaler (UART1) 0 0 0 0 - 0 0 0B
0 0 0 0 0 0 0 0B
Register
00002CH
to
00003BH
00003CH
ENIR
DTP/Interrupt Enable Register
R/W
EIRR
DTP/Interrupt source Register
R/W
Request Level Setting Register Lower
R/W
Request Level Setting Register Upper
R/W
00003FH
Initial Value
Prohibited
00003DH
00003EH
Resource name
ELVR
000040H
to
000045H
DTP/External
interrupt
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
Prohibited
000046H
PPGC0
PPG0 Operation Mode Control Register
R/W
PPG ch.0
0X0 0 0XX1B
000047H
PPGC1
PPG1 Operation Mode Control Register
R/W
PPG ch.1
0X0 0 0 0 0 1B
000048H
PPGC2
PPG2 Operation Mode Control Register
R/W
PPG ch.2
0X0 0 0XX1B
000049H
PPGC3
PPG3 Operation Mode Control Register
R/W
PPG ch.3
0X0 0 0 0 0 1B
R/W
PPG ch.0/ch.1
0 0 0 0 0 0XXB
R/W
PPG ch.2/ch.3
0 0 0 0 0 0 XXB
Serial Mode Control Status Register
R/W
0 0 0 0 0 0 1 0B
Serial Data Register
R/W
Extended Serial
I/O
Communication Prescaler Control
Register
R/W
Communication
Prescaler
0XXX0 0 0 0B
PWC Control Status Register
R/W
00004AH
Prohibited
00004BH
00004CH
PPG01
PPG0 and PPG1 Output Control Register
00004DH
00004EH
Prohibited
PPG23
PPG2 and PPG3 Output Control Register
00004FH
to
000057H
000058H
000059H
Prohibited
SMCS
00005AH
SDR
00005BH
SDCR
00005CH
00005DH
00005EH
00005FH
000060H
PWCSR
PWCR
DIVR
PWC Data Buffer Register
R/W
PWC Dividing Ratio Control Register
R/W
000061H
000062H
000063H
000064H
000065H
XXXX0 0 0 0B
XXXXXXXXB
0 0 0 0 0 0 0 0B
16-bit
PWC Timer
0 0 0 0 0 0 0 XB
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
- - - - - - 0 0B
Prohibited
TMCSR0
TMR0
TMRLR0
TMR0
TMRLR0
Timer Control Status Register
0 0 0 0 0 0 0 0B
R/W
XXXX 0 0 0 0B
16-bit Timer Register Lower
R
16-bit Reload Register Lower
W
16-bit Timer Register Upper
R
XXXXXXXXB
16-bit Reload Register Upper
W
XXXXXXXXB
16-bit Reload
Timer
XXXXXXXXB
XXXXXXXXB
(Continued)
16
MB90335 Series
Address
Register
abbreviation
Register
000066H
to
00006EH
Read/
Resource name
Write
Initial Value
ROM Mirror
Function
Selection Module
- - - - - - 1 1B
Prohibited
00006FH
ROMM
ROM Mirroring Function Selection
Register
W
000070H
IBSR0
I2C Bus Status Register
R
000071H
000072H
000073H
000074H
IBCR0
ICCR0
IADR0
IDAR0
2
I C Bus Control Register
0 0 0 0 0 0 0 0B
R/W
0 0 0 0 0 0 0 0B
2
R/W
I C Bus Interface XX 0 XXXXXB
2
R/W
XXXXXXXXB
2
R/W
XXXXXXXXB
0 0 0 0 0 0 0 0B
I C Bus Clock Control Register
I C Bus Address Register
I C Bus Data Register
000075H
to
00009AH
2
Prohibited
00009BH
DCSR
DMA Descriptor Channel Specification
Register
R/W
00009CH
DSRL
DMA Status Register Lower
R/W
00009DH
DSRH
DMA Status Register Upper
R/W
00009EH
PACSR
Program Address Detection Control
Status Register
R/W
Address Match
Detection
0 0 0 0 0 0 0 0B
00009FH
DIRR
Delayed Interrupt Source generate/
release Register
R/W
Delayed Interrupt
- - - - - - - 0B
0000A0H
LPMCR
Low Power Consumption Mode Control
Register
R/W
Low Power
Consumption
control circuit
0 0 0 1 1 0 0 0B
0000A1H
CKSCR
Clock Selection Register
R/W
Clock
1 1 1 1 1 1 0 0B
R/W
µDMAC
0 0 0 0 0 0 0 0B
0000A2H
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
Prohibited
0000A3H
0000A4H
µDMAC
DSSR
DMA Stop Status Register
0000A5H
to
0000A7H
Prohibited
0000A8H
WDTC
Watchdog Timer Control Register
R/W
Watchdog Timer X - XXX 1 1 1B
0000A9H
TBTC
Time-base Timer Control Register
R/W
Time-base Timer 1 - - 0 0 1 0 0B
0000AAH
Prohibited
0000ABH
0000ACH
DERL
DMA Enable Register Lower
R/W
0000ADH
DERH
DMA Enable Register Upper
R/W
0000AEH
FMCS
Flash Memory Control Status Register
R/W
0000AFH
µDMAC
0 0 0 0 0 0 0 0B
0 0 0 0 0 0 0 0B
Flash Memory I/F 0 0 0 X 0 0 0 0B
Prohibited
(Continued)
17
MB90335 Series
Address
Register
abbreviation
Read/
Write
0000B0H
ICR00
Interrupt Control Register 00
R/W
0 0 0 0 0 1 1 1B
0000B1H
ICR01
Interrupt Control Register 01
R/W
0 0 0 0 0 1 1 1B
0000B2H
ICR02
Interrupt Control Register 02
R/W
0 0 0 0 0 1 1 1B
0000B3H
ICR03
Interrupt Control Register 03
R/W
0 0 0 0 0 1 1 1B
0000B4H
ICR04
Interrupt Control Register 04
R/W
0 0 0 0 0 1 1 1B
0000B5H
ICR05
Interrupt Control Register 05
R/W
0 0 0 0 0 1 1 1B
0000B6H
ICR06
Interrupt Control Register 06
R/W
0 0 0 0 0 1 1 1B
0000B7H
ICR07
Interrupt Control Register 07
R/W
0000B8H
ICR08
Interrupt Control Register 08
R/W
0000B9H
ICR09
Interrupt Control Register 09
R/W
0 0 0 0 0 1 1 1B
0000BAH
ICR10
Interrupt Control Register 10
R/W
0 0 0 0 0 1 1 1B
0000BBH
ICR11
Interrupt Control Register 11
R/W
0 0 0 0 0 1 1 1B
0000BCH
ICR12
Interrupt Control Register 12
R/W
0 0 0 0 0 1 1 1B
0000BDH
ICR13
Interrupt Control Register 13
R/W
0 0 0 0 0 1 1 1B
0000BEH
ICR14
Interrupt Control Register 14
R/W
0 0 0 0 0 1 1 1B
0000BFH
ICR15
Interrupt Control Register 15
R/W
0 0 0 0 0 1 1 1B
0000C0H
HCNT0
Host Control Register 0
R/W
0 0 0 0 0 0 0 0B
0000C1H
HCNT1
Host Control Register 1
R/W
0 0 0 0 0 0 0 1B
0000C2H
HIRQ
Host Interruption Register
R/W
0 0 0 0 0 0 0 0B
0000C3H
HERR
Host Error Status Register
R/W
0 0 0 0 0 0 1 1B
0000C4H
HSTATE
Host State Status Register
R/W
XX 0 1 0 0 1 0B
0000C5H
HFCOMP
SOF Interrupt FRAME Compare Register
R/W
0 0 0 0 0 0 0 0B
Register
0000C6H
0000C7H
0000CAH
0000CBH
0000CCH
0000CDH
0000CEH
HRTIMER
Retry Timer Setting Register
HADR
Host Address Register
HEOF
EOF Setting Register
HFRAME
FRAME Setting Register
HTOKEN
Host Token End Point Register
0000CFH
0000D0H
0000D1H
Interrupt
Controller
R/W
0000C8H
0000C9H
Resource name
R/W
Initial Value
0 0 0 0 0 1 1 1B
0 0 0 0 0 1 1 1B
0 0 0 0 0 0 0 0B
USB Mini-HOST
0 0 0 0 0 0 0 0B
R/W
XXXXXX 0 0B
R/W
X 0 0 0 0 0 0 0B
R/W
0 0 0 0 0 0 0 0B
R/W
XX 0 0 0 0 0 0B
R/W
0 0 0 0 0 0 0 0B
R/W
XXXXX 0 0 0B
R/W
0 0 0 0 0 0 0 0B
Prohibited
UDCC
UDC Control Register
R/W
R/W
USB Function
1 0 1 0 0 0 0 0B
0 0 0 0 0 0 0 0B
(Continued)
18
MB90335 Series
Address
0000D2H
0000D3H
0000D4H
0000D5H
0000D6H
0000D7H
0000D8H
0000D9H
0000DAH
0000DBH
0000DCH
0000DDH
0000DEH
0000DFH
Register
abbreviation
Register
EP0C
EP0 Control Register
EP1C
EP1 Control Register
EP2C
EP2 Control Register
EP3C
EP3 Control Register
EP4C
EP4 Control Register
EP5C
EP5 Control Register
TMSP
Time Stamp Register
Read/
Write
Resource name
Initial Value
R/W
0 1 0 0 0 0 0 0B
R/W
XXXX 0 0 0 0B
R/W
0 0 0 0 0 0 0 0B
R/W
0 1 1 0 0 0 0 1B
R/W
0 1 0 0 0 0 0 0B
R/W
0 1 1 0 0 0 0 0B
R/W
0 1 0 0 0 0 0 0B
R/W
0 1 1 0 0 0 0 0B
R/W
0 1 0 0 0 0 0 0B
R/W
0 1 1 0 0 0 0 0B
R/W
0 1 0 0 0 0 0 0B
R/W
0 1 1 0 0 0 0 0B
R
0 0 0 0 0 0 0 0B
R
XXXXX0 0 0B
0000E0H
UDCS
UDC Status Register
R/W
XX0 0 0 0 0 0B
0000E1H
UDCIE
UDC Interrupt Enable Register
R/W
0 0 0 0 0 0 0 0B
EP0IS
EP0I Status Register
R/W
XXXXXXXXB
R/W
1 0 XXX 1 XXB
EP0OS
EP0O Status Register
0000E2H
0000E3H
0000E4H
0000E5H
0000E6H
0000E7H
0000E8H
0000E9H
0000EAH
0000EBH
0000ECH
0000EDH
0000EEH
0000EFH
0000F0H
0000F1H
0000F2H
0000F3H
0000F4H
0000F5H
0000F6H
0000F7H
0000F8H
0000F9H
EP1S
EP1 Status Register
EP2S
EP2 Status Register
EP3S
EP3 Status Register
EP4S
EP4 Status Register
EP5S
EP5 Status Register
EP0DT
EP0 Data Register
EP1DT
EP1 Data Register
EP2DT
EP2 Data Register
EP3DT
EP3 Data Register
EP4DT
EP4 Data Register
R/W, R
0 XXXXXXXB
R/W
1 0 0 XX 0 0 0B
R
R/W
USB Function
XXXXXXXXB
1 0 0 0 0 0 0 XB
R
XXXXXXXXB
R/W
1 0 0 0 0 0 0 0B
R
XXXXXXXXB
R/W
1 0 0 0 0 0 0 0B
R
XXXXXXXXB
R/W
1 0 0 0 0 0 0 0B
R
XXXXXXXXB
R/W
1 0 0 0 0 0 0 0B
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
R/W
XXXXXXXXB
(Continued)
19
MB90335 Series
Address
0000FAH
0000FBH
Register
abbreviation
EP5DT
Read/
Write
Register
R/W
EP5 Data Register
R/W
0000FCH
to
0000FFH
Prohibited
000100H
to
001100H
RAM Area
Resource name
USB Function
Initial Value
XXXXXXXXB
XXXXXXXXB
Program Address Detection Register
ch.0 Lower
R/W
XXXXXXXXB
Program Address Detection Register
ch.0 Middle
R/W
XXXXXXXXB
001FF2H
Program Address Detection Register
ch.0 Upper
R/W
001FF3H
Program Address Detection Register
ch.1 Lower
R/W
Program Address Detection Register
ch.1 Middle
R/W
XXXXXXXXB
Program Address Detection Register
ch.1 Upper
R/W
XXXXXXXXB
001FF0H
001FF1H
001FF4H
PADR0
PADR1
001FF5H
007900H
PRLL0
PPG Reload Register Lower ch.0
R/W
007901H
PRLH0
PPG Reload Register Upper ch.0
R/W
007902H
PRLL1
PPG Reload Register Lower ch.1
R/W
007903H
PRLH1
PPG Reload Register Upper ch.1
R/W
007904H
PRLL2
PPG Reload Register Lower ch.2
R/W
007905H
PRLH2
PPG Reload Register Upper ch.2
R/W
007906H
PRLL3
PPG Reload Register Lower ch.3
R/W
007907H
PRLH3
PPG Reload Register Upper ch.3
R/W
007908H
to
00790BH
Address Match
Detection
PPG ch.0
PPG ch.1
PPG ch.2
PPG ch.3
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
XXXXXXXXB
Prohibited
00790CH
FWR0
Flash Memory Program Control
Register 0
R/W
Flash
0 0 0 0 0 0 0 0B
00790DH
FWR1
Flash Memory Program Control
Register 1
R/W
Flash
0 0 0 0 0 0 0 0B
00790EH
SSR0
Sector Conversion Setting Register
R/W
Flash
0 0 XXXXX0B
00790FH
to
00791FH
Prohibited
(Continued)
20
MB90335 Series
(Continued)
Address
Register
abbreviation
Register
Read/
Write
007920H
DBAPL
DMA Buffer Address Pointer Lower 8-bit
R/W
XXXXXXXXB
007921H
DBAPM
DMA Buffer Address Pointer Middle 8-bit
R/W
XXXXXXXXB
007922H
DBAPH
DMA Buffer Address Pointer Upper 8-bit
R/W
XXXXXXXXB
007923H
DMACS
DMA Control Register
R/W
XXXXXXXXB
007924H
DIOAL
DMA I/O Register Address Pointer Lower
8-bit
R/W
007925H
DIOAH
DMA I/O Register Address Pointer
Upper 8-bit
R/W
XXXXXXXXB
007926H
DDCTL
DMA Data Counter Lower 8-bit
R/W
XXXXXXXXB
007927H
DDCTH
DMA Data Counter Upper 8-bit
R/W
XXXXXXXXB
007928H
to
007FFFH
Resource name
µDMAC
Initial Value
XXXXXXXXB
Prohibited
• Explanation on read/write
R/W : Readable and Writable
R
: Read only
W : Write only
• Explanation of initial values
0
: Initial value is “0”.
1
: Initial value is “1”.
X
: Initial value is undefined.
: Initial value is undefined (None).
Note : No I/O instruction can be used for registers located between 007900H and 007FFFH.
21
MB90335 Series
■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS
Interrupt source
EI2OS
µDMAC
support
Interrupt vector
Interrupt control
register
Number*
Address
ICR
Address
1
Reset
×
×
#08
08H
FFFFDCH
⎯
⎯
INT 9 instruction
×
×
#09
09H
FFFFD8H
⎯
⎯
Exceptional treatment
×
×
#10
0AH
FFFFD4H
⎯
⎯
USB Function1
×
0, 1
#11
0BH
FFFFD0H
USB Function2
×
#12
0CH
FFFFCCH
USB Function3
×
×
#13
0DH
FFFFC8H
USB Function4
×
×
#14
0EH
FFFFC4H
USB Mini-HOST1
×
×
#15
0FH
FFFFC0H
USB Mini-HOST2
×
×
#16
10H
FFFFBCH
I2C ch.0
×
×
#17
11H
FFFFB8H
×
#18
12H
FFFFB4H
⎯
#19
13H
FFFFB0H
×
#20
14H
FFFFACH
⎯
#21
15H
FFFFA8H
×
#22
16H
FFFFA4H
14
#23
17H
FFFFA0H
×
#24
18H
FFFF9CH
DTP/External interrupt ch.0/ch.1
No
⎯
DTP/External interrupt ch.2/ch.3
No
⎯
DTP/External interrupt ch.4/ch.5
PWC/Reload timer ch.0
DTP/External interrupt ch.6/ch.7
2
2 to 6*
No
⎯
⎯
#25
19H
FFFF98H
No
⎯
⎯
#26
1AH
FFFF94H
No
⎯
⎯
#27
1BH
FFFF90H
No
⎯
⎯
#28
1CH
FFFF8CH
No
⎯
⎯
#29
1DH
FFFF88H
×
×
#30
1EH
FFFF84H
⎯
⎯
#31
1FH
FFFF80H
×
×
#32
20H
FFFF7CH
No
⎯
⎯
#33
21H
FFFF78H
No
⎯
⎯
#34
22H
FFFF74H
No
⎯
⎯
#35
23H
FFFF70H
No
⎯
⎯
#36
24H
FFFF6CH
13
#37
25H
FFFF68H
9
#38
26H
FFFF64H
12
#39
27H
FFFF60H
PPG ch.0/ch.1
No
PPG ch.2/ch.3
UART (Send completed) ch.0/ch.1
Extended serial I/O
×
UART(Reception completed)
ch.0/ch.1
Time-base timer
×
×
#40
28H
FFFF5CH
Flash memory status
×
×
#41
29H
FFFF58H
Delay interrupt output module
×
×
#42
2AH
FFFF54H
Priority
High
ICR00 0000B0H
ICR01 0000B1H
ICR02 0000B2H
ICR03 0000B3H
ICR04 0000B4H
ICR05 0000B5H
ICR06 0000B6H
ICR07 0000B7H
ICR08 0000B8H
ICR09 0000B9H
ICR10 0000BAH
ICR11 0000BBH
ICR12 0000BCH
ICR13 0000BDH
ICR14 0000BEH
ICR15 0000BFH
Low
(Continued)
22
MB90335 Series
(Continued)
: Available. EI2OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal.
With a stop request).
: Available (The interrupt request flag is cleared by the interrupt clear signal).
: Available when any interrupt source sharing ICR is not used.
× : Unavailable
*1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has
priority.
*2 : Ch.2 and ch.3 can be used in Mini-HOST operation.
Notes : • If the same interrupt control register (ICR) has two interrupt factors and the use of the EI2OS is permitted,
the EI2OS is activated when either of the factors is detected. As any interrupt other than the activation
factor is masked while the EI2OS is running, it is recommended that you should mask either of the interrupt
requests when using the EI2OS.
• The interrupt flag is cleared by the EI2OS interrupt clear signal for the resource that has two interrupt
factors in the same interrupt control register (ICR).
• If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are
cleared by the µDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the
DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to “ 0 ” in the
appropriate resource, and take measures by software polling.
■ Content of USB Interruption Factor
USB interrupt factor
Details
USB function 1
End Point0-IN, EndPoint 0-OUT
USB function 2
End Point 1-5 *
USB function 3
SUSP, SOF, BRST, WKOP, COHF
USB function 4
SPIT
USB Mini-HOST1
DIRQ, CHHIRQ, URIRQ, RWKIRQ
USB Mini-HOST2
SOFIRQ, CMPIRQ
* : End Point 1and 2 can be used in Mini-HOST operation.
23
MB90335 Series
■ PERIPHERAL RESOURCES
1. I/O port
The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is
provided with 6 ports (45 inputs) . The ports function as input/output pins for peripheral functions also.
An I/O port, using port data register (PDR) , outputs the output data to I/O pin and input a signal input to I/O
port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.
The following table lists the I/O ports and the peripheral functions with which they share pins.
Port pin name Pin Name (Peripheral)
Peripheral Function that Shares Pin
Port 0
P00 to P07
⎯
Port 1
P10 to P17
⎯
P20 to P23
⎯
P24 to P27
PPG0 to PPG3
P40, P41
TIN0, TOT0
P42 to P47
SIN0, SOT0, SCK0,
SIN1, SOT1, SCK1
Port 2
Port 4
Port 5
Port 6
P50 to P54
⎯
P60, P61
INT0, INT1
P62 to P64
INT2 to INT4,
SIN, SOT, SCK
P65
INT5, PWC
P66, P67
24
8/16-bit PPG timer 0, 1
16-bit reload timer
UART0, 1
External interrupt
External interrupt, serial I/O
External interrupt, PWC
INT6, INT7, SCL0, SDA0 External interrupt, I2C
MB90335 Series
• Register list (port data register)
PDR0
7
6
5
4
3
2
1
0
Initial Value
Access
Address : 000000H
P07
P06
P05
P04
P03
P02
P01
P00
XXXXXXXXB
R/W*
PDR1
15
14
13
12
11
10
9
8
P17
P16
P15
P14
P13
P12
P11
P10
XXXXXXXXB
R/W*
XXXXXXXXB
R/W*
XXXXXXXXB
R/W*
- - - XXXXXB
R/W*
XXXXXXXXB
R/W*
Address : 000001H
PDR2
7
6
5
4
3
2
1
0
P27
P26
P25
P24
P23
P22
P21
P20
7
6
5
4
3
2
1
0
Address : 000004H
P47
P46
P45
P44
P43
P42
P41
P40
PDR5
15
14
13
12
11
10
9
8
Address : 000005H
⎯
⎯
⎯
P54
P53
P52
P51
P50
PDR6
7
6
5
4
3
2
1
0
P67
P66
P65
P64
P63
P62
P61
P60
Address : 000002H
PDR4
Address : 000006H
* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:
• Input mode
Read : The level at the relevant pin is read.
Write : Data is written to the output latch.
• Output mode
Read : The data register latch value is read.
Write : Data is output to the relevant pin.
25
MB90335 Series
• Register list (port direction register)
DDR0
Address : 000010H
DDR1
Address : 000011H
DDR2
Address : 000012H
DDR4
Address : 000014H
DDR5
7
6
5
4
3
2
1
0
D07
D06
D05
D04
D03
D02
D01
D 00
15
14
13
12
11
10
9
8
D17
D16
D15
D14
D13
D12
D11
D10
7
6
5
4
3
2
1
0
D27
D26
D25
D24
D23
D22
D21
D20
7
6
5
4
3
2
1
0
D47
D46
D45
D44
D43
D42
D41
D40
15
14
13
12
11
10
9
8
Address : 000015H
⎯
⎯
⎯
D54
D53
D52
D51
D50
DDR6
7
6
5
4
3
2
1
0
D67
D66
D65
D64
D63
D62
D61
D60
Address : 000016H
•
Initial Value Access
00000000B
R/W
00000000B
R/W
00000000B
R/W
00000000B
R/W
- - - 00000B
R/W
00000000B
R/W
When each pin is serving as a port, the corresponding pin is controlled as follows:
0 : Input mode
1 : Output mode
This bit becomes 0 after a reset.
Note : If these registers are accessed by a read modify write instruction (such as a bit set instruction) , the bits
manipulated by the instruction are set to prescribed values but those other bits in output registers which
have been set for input are rewritten to current input values of the pins. When switching a pin from input port
to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.
• Register list (Port pull-up register)
RDR0
Address : 00001CH
RDR1
Address : 00001DH
7
6
5
4
3
2
1
0
RD07
RD06
RD05
RD04
RD03
RD02
RD01
RD00
15
14
13
12
11
10
9
8
RD17
RD16
RD15
RD14
RD13
RD12
RD11
RD10
Initial Value Access
00000000B
R/W
00000000B
R/W
Controls the pull-up resistor in input mode.
0 : Without pull-up resistor in input mode.
1 : With Pull-up resistor in input mode.
Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the
direction register (DDR) .
No pull-up resistor is used in stop mode (SPL = 1).
26
MB90335 Series
• Register list (output pin register)
ODR4
Address : 00001BH
7
6
5
4
3
2
1
0
OD47
OD46
OD45
OD44
OD43
OD42
OD41
OD40
Initial Value Access
00000000B
R/W
Controls open-drain output in output mode.
0 : Serves as a standard output port in output mode.
1 : Serves as an open-drain output port in output mode.
Meaningless in input mode. (output Hi-Z) / The input/output register is decided by the setting of the direction
register (DDR) .
• Block diagram of port 0 pin and port1 pin
Internal data bus
Pull-up resistor
setting register
(RDRx)
Built-in pull-up
resistor
PDRx read
PDRx
Write
Port data
register
(PDRx)
Input
buffer
I/O
decision circuit
Port direction
register
(DDRx)
Output
buffer
Port
pin
Standby control (LPMCR : SPL = “1”)
• Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin
Internal data bus
Resource input
PDRx read
PDRx
write
Port data
register
(PDRx)
I/O
decision circuit
Port direction
register
(DDRx)
Input
buffer
Output
buffer
Port
pin
Standby control (LPMCR : SPL = “1”)
Resource output control signal
Resource output
27
MB90335 Series
2. Time-base timer
The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization
with the main clock (2 cycles of the oscillation clock HCLK). Four different time intervals can be selected, for
each of which an interrupt request can be generated. Operating clock signals are supplied to peripheral resources
such as the oscillation stabilization wait timer and watchdog timer.
• Interval time of time-base timer
Internal count clock cycle
Interval time
12
2 /HCLK (Approx. 0.68 ms)
214/HCLK (Approx. 2.7 ms)
2/HCLK (0.33 µs)
216/HCLK (Approx. 10.9 ms)
219/HCLK (Approx. 87.4 ms)
Notes : • HCLK : Oscillation clock frequency
• The parenthesized values assume an oscillator clock frequency of 6 MHz.
• Clock cycles supplied from time-base timer
Where to supply clock
Clock cycle
213/HCLK (Approx. 1.36 ms)
Main clock oscillation
stabilization wait
215/HCLK (Approx. 5.46 ms)
217/HCLK (Approx. 21.84 ms)
212/HCLK (Approx. 0.68 ms)
214/HCLK (Approx. 2.7 ms)
Watch dog timer
216/HCLK (Approx. 10.9 ms)
219/HCLK (Approx. 87.4 ms)
Notes : • HCLK : Oscillation clock frequency
• The parenthesized values assume an oscillator clock frequency of 6 MHz.
• Register list
Time-base timer control register (TBTC)
Address : 0000A9H
28
15
14
13
12
11
10
9
8
RESV
⎯
⎯
TBIE
TBOF
TBR
TBC1
TBC0
( R/W )
(⎯)
(⎯)
( R/W )
( R/W )
(W)
( R/W )
( R/W )
Initial Value
1--00100B
MB90335 Series
• Block Diagram
To
watchdog
timer
To PPG timer
Time-base timer counter
Dividing HCLK by 2
× 21 × 22
× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218
OF
OF
OF
OF
Power-on reset
Stop mode start
To clock controller
oscillation stabilizing
wait time selector
Counter
clear control
circuit
CKSCR : MCS = 1→0*
Interval timer selector
TBOF
set
TBOF clear
Time-base timer control register (TBTC) RESV
⎯
⎯
TBIE TBOF TBR TBC1 TBC0
Time-base timer interrupt signal
⎯
OF
HCLK
*
: Unused
: Overflow
: Oscillation clock
: Switching the machine clock from main clock to PLL clock
Actual interrupt request number of time-base timer is as follows:
Interrupt request number:#40 (28H)
29
MB90335 Series
3. Watchdog timer
The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating
with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is
not cleared for a preset period of time after start.
• Interval time of watchdog timer
HCLK: Oscillation clock (6 MHz)
Min
Max
Clock cycle
Approx. 2.39 ms
Approx. 3.07 ms
214 ± 211 / HCLK
Approx. 9.56 ms
Approx. 12.29 ms
216 ± 213 / HCLK
Approx. 38.23 ms
Approx. 49.15 ms
218 ± 215 / HCLK
Approx. 305.83 ms
Approx. 393.22 ms
221 ± 218 / HCLK
Notes : • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
• The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer.
• Interval time of watchdog timer is longer than the set time during the following conditions.
- When clearing the timebase timer during operation on oscillation (HCLK)
• Event that stop the watchdog timer
• Stop due to a power-on reset
• Watchdog reset
• Clear factor of watchdog timer
• External reset input by RST pin
• Writing “0” to the software reset bit
• Writing “0” to the watchdog control bit (second and subsequent times)
• Transition to sleep mode (clearing the watchdog timer to suspend counting)
• Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
• Transition to stop mode (clearing the watchdog timer to suspend counting)
• Register list
Watchdog timer control register (WDTC)
Address : 0000A8H
30
7
6
5
4
3
2
1
0
PONR
⎯
WRST
ERST
SRST
WTE
WT1
WT0
(R)
(⎯)
(R)
(R)
(R)
(W)
(W)
(W)
Initial Value
X-XXX111B
MB90335 Series
• Block Diagram
Watchdog timer control register (WDTC)
PONR
⎯
WRST ERST SRST WTE
WT1
WT0
2
Time-base timer mode start
Sleep mode start
Watchdog timer
Stop mode start
Counter
clear control
circuit
CLR and
start
2-bit
counter
Count clock
selector
CLR
Clear
CLR
Watchdog timer
reset
generation
circuit
To
internal
reset
generation
circuit
4
Time-base timer counter
Dividing HCLK by 2
× 21 × 22
× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218
HCLK: Oscillation clock
31
MB90335 Series
4. 16-bit reload timer
The 16-bit reload timer has the internal clock mode to be decrement in synchronization with 3 different internal
clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the
external pin. Either can be selected. This timer defines when the count value changes from 0000H to FFFFH as
an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1].
Either mode can be selected for the count operation from the reload mode which repeats the count by reloading
the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow
occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.
• Register list
• Timer control status register
Timer control status register (Upper) (TMCSR0)
Address : 000063H
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
CSL1
CSL0
MOD2
MOD1
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXX0000B
Timer control status register (Lower) (TMCSR0)
Address : 000062H
7
6
5
4
3
2
1
0
MOD0
OUTE
OUTL
RELD
INTE
UF
CNTE
TRG
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
• 16-bit timer register/16-bit reload register
TMR0/TMRLR0 (Upper)
Address : 000065H
15
14
13
12
11
10
9
8
D15
D14
D13
D12
D11
D10
D09
D08
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
D07
D06
D05
D04
D03
D02
D01
D00
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
TMR0/TMRLR0 (Lower)
Address : 000064H
32
Initial Value
XXXXXXXXB
MB90335 Series
• Block Diagram
Internal data bus
TMRLR0
16-bit reload register
Reload
control circuit
Reload signal
TMR0
*2
16-bit timer register
UF
CLK
Count clock generation circuit
Machine
clock φ
3
Prescaler
Clear
Trigger
Gate
input
Valid
clock
decision
circuit
Internal
clock
Input
control
circuit
Pin
TIN0
CLK
Clock
selector
Wait signal
Output control circuit
Output signal
generation
circuit
Pin
EN
TOT0
External clock
3
2
Select
signal
Operating
Control
circuit
Select
function
⎯
⎯
⎯
⎯
CSL1 CSL0 MOD2 MOD1 MOD0 OUTE OUTL RELD INTE
Timer control status register (TMCSR0)
*1 : Interrupt number
*2 : Underflow
UF CNTE TRG
Interrupt
request output
#23 (17H)*1
33
MB90335 Series
5. Multifunction timer
The multifunction timer can be used for waveform output, input pulse width measurement, and external clock
cycle measurement.
• Configuration of a multi-functional timer
8/16-bit PPG timer
8-bit × 4 channels
(16-bit × 2 channels)
16-bit PWC timer
1 channel
• 8/16-bit PPG timer (8-bit : 4 channels, 16-bit : 2 channels)
8/16-bit PPG timer consists of a 8-bit down counter (PCNT) , PPG operation mode control register (PPGC0 to
PPGC3) , PPG output control register (PPG01, PPG23) and PPG reload register (PRLL0 to PRLL3, PRLH0 to
PRLH3) .
When used as an 8/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an
arbitrary duty ratio at an arbitrary frequency.
• 8-bit PPG mode
Each channel operates as an independent 8-bit PPG.
• 8-bit prescaler + 8-bit PPG mode
Operates as an arbitrary-cycle 8-bit PPG with ch.0 (ch.2) operating as an 8-bit prescaler and ch.2 (ch.3)
counted by the borrow output of ch.0 (ch.2).
• 16-bit PPG mode
Operates as a 16-bit PPG with ch.0 (ch.2) and ch.1 (ch.3) connected.
• PPG Operation
The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of
pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.
34
MB90335 Series
• Register list
PPG operation mode control register
(PPGC1/PPGC3)
000047H
Address :
000049H
15
14
13
12
11
10
9
8
PEN1
⎯
PE10
PIE1
PUF1
MD1
MD0
Reserved
( R/W )
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
PEN0
⎯
PE0O
PIE0
PUF0
⎯
⎯
Reserved
( R/W )
(⎯)
( R/W )
( R/W )
( R/W )
(⎯)
(⎯)
( R/W )
2
1
0
Initial Value
0X000001B
(PPGC0/PPGC2)
000046H
Address :
000048H
Initial Value
0X000XX1B
PPG output control register (PPG01/PPG23)
00004CH
Address :
00004EH
PPG reload register
(PRLH0 to PRLH3)
007901H
007903H
Address :
007905H
007907H
(PRLL0 to PRLL3)
007900H
007902H
Address :
007904H
007906H
7
6
5
4
3
PCS2
PCS1
PCS0
PCM2
PCM1
PCM0 Reserved Reserved
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
D15
D14
D13
D12
D11
D10
D09
D08
( R/W )
( R/W )
( R/W )
( R/W ) ( R/W )
( R/W ) ( R/W )
6
5
4
3
2
1
0
D07
D06
D05
D04
D03
D02
D01
D00
( R/W )
( R/W )
( R/W ) ( R/W )
( R/W ) ( R/W )
Initial Value
XXXXXXXXB
( R/W )
7
( R/W )
Initial Value
000000XXB
Initial Value
XXXXXXXXB
( R/W )
35
MB90335 Series
• 8/16-bit PPG ch.0/ch.2 block diagram
Peripheral clock × 16
Peripheral clock × 8
Peripheral clock × 4
Peripheral clock × 2
Peripheral clock
PPG0/PPG2
output enable
PPG0/PPG2
A/D converter
PPG0/PPG2
output latch
PEN0
S
PCNT
(down counter)
To interrupt
IRQ #30 (1EH)*
#32 (20H)*
R Q
Count clock
selector
ch.1/ch.3 borrow
L/H selector
Timebase counter
output main clock × 512
PUF0
PIE0
L/H selector
PRLL
PRLHB
PPGC0
(operation mode control)
PRLL
L data bus
H data bus
* : Interrupt number
36
MB90335 Series
• 8/16-bit PPG ch.1/ch.3 block diagram
Peripheral clock × 16
Peripheral clock × 8
Peripheral clock × 4
Peripheral clock × 2
Peripheral clock
PPG1/PPG3
output enable
PPG1/PPG3
PPG1/PPG3
output latch
PEN1
S
R
PCNT
(down counter)
To interrupt
IRQ #30 (1EH)*
#32 (20H)*
Q
Count clock
selector
L/H selector
Timebase counter
output main clock × 512
PUF1
PIE1
L/H selector
PRLL
PRLHB
PPGC1
(operation mode control)
PRLL
L data bus
H data bus
* : Interrupt number
37
MB90335 Series
• PWC timer
The PWC timer is a 16-bit multi-function up-count timer capable of measuring the input signal pulse width.
• Register list
PWC control status register (PWCSR)
Address : 00005DH
Address : 00005CH
15
14
13
12
11
10
9
8
STRT
STOP
EDIR
EDIE
OVIR
OVIE
ERR
Reserved
( R/W )
( R/W )
(R)
( R/W )
( R/W )
( R/W )
(R)
( R/W )
7
6
5
4
3
2
1
0
CKS1
CKS0
PIS1
PIS0
S/C
MOD2
MOD1
MOD0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
D15
D14
D13
D12
D11
D10
D9
D8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
0000000XB
Initial Value
00000000B
PWC data buffer register (PWCR)
Address : 00005FH
Address : 00005EH
Initial Value
00000000B
Initial Value
00000000B
PWC ratio of dividing frequency control register (DIVR)
Address : 000060H
38
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
DIV1
DIV0
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
( R/W )
Initial Value
------00B
MB90335 Series
• Block Diagram
PWCR read
Error
detection
ERR
PWCR
16
Internal clock
(machine clock/4)
Reload
Data transfer
Overflow
16
Clock
16-bit up-count timer
22
F2MC-16 bus
23
Timer
clear
Control bit output
Flag set etc...
Control circuit
Start edge
selection
Measurement
starting edge
Measurement
termination edge
Measurement
termination interrupt
request
Overflow interrupt
request
15
PWCSR
Clock
divider
CKS1/CKS0
Count enable
Divider
clear
End edge
selection
Divider ON/OFF
Edge
detection
Pin PWC
8-bit
divider
PIS0/PIS1
ERR
Input
waveform
comparator
CKS0/CKS1
Divide ratio
select
2
DIVR
39
MB90335 Series
6. UART
UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.
It supports bi-directional communication (normal mode) and master/slave communication (multi-processor
mode: supported on master side only).
An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion
of transmission. EI2OS is supported.
• UART functions
UART, or a generic serial data communication interface that sends and receives serial data to and from other
CPU and peripherals, has the functions listed in following.
Function
Data buffer
Transmission mode
Baud rate
Data length
Signaling system
Reception error detection
Interrupt request
Master/slave type
communication function
(multi processor mode)
Full-duplex double-buffered
• Clock synchronous (without start/stop bit)
• Clock asynchronous (start-stop synchronous)
• Special-purpose baud-rate generator
It is optional from 8 kinds.
• Baud rate by external clock (clock of SCK0/SCK1 terminal input)
• 8-bit or 7-bit (in the asynchronous normal mode only)
• 1 to 8 bits (in the synchronous mode only)
Non Return to Zero (NRZ) system
• Framing error
• Overrun error
• Parity error (Not supported in operation mode 1)
• Receive interrupt (reception completed, reception error detected)
• Transmission interrupt (transmission completed)
• Both the transmission and reception support EI2OS.
Capable of 1 (master) to n (slaves) communication (available just as master)
Note : In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.
• UART operation modes
Operation mode
0
Normal mode
1
Multi processor mode
2
Normal mode
Data length
Without parity
With parity
7-bit or 8-bit
Synchronization
Asynchronous
8-bit + 1 *
⎯
Asynchronous
1 to 8-bit
⎯
Synchronous
1
⎯ : Setting disabled
*1 : + 1 is an address/data setting bit (A/D) which is used for communication control.
*2 : Only one bit can be detected as a stop bit at reception.
40
Stop bit length
1-bit or 2-bit *2
No
MB90335 Series
• Register list
Serial mode register (SMR0, SMR1)
Address : 000020H
000026H
7
6
5
4
3
2
1
0
MD1
MD0
SCKL
M2L2
M2L1
M2L0
SCKE
SOE
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00100000B
Serial control register (SCR0, SCR1)
Address : 000021H
000027H
15
14
13
12
11
10
9
8
PEN
P
SBL
CL
A/D
REC
RXE
TXE
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
(W)
( R/W )
( R/W )
Initial Value
00000100B
Serial input/output data register (SIDR0, SIDR1 / SODR0, SODR1)
Address : 000022H
000028H
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
Serial status register (SSR0, SSR1)
Address : 000023H
000029H
15
14
13
12
11
10
9
8
PE
ORE
FRE
RDRF
TDRE
BDS
RIE
TIE
(R)
(R)
(R)
(R)
(R)
( R/W )
( R/W )
( R/W )
Initial Value
00001000B
UART prescaler reload register (UTRLR0, UTRLR1)
Address : 000024H
00002AH
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
UART prescaler control register (UTCR0, UTCR1)
Address : 000025H
00002BH
15
14
13
12
11
10
9
8
MD
SRST
CKS
Reserved
⎯
D10
D9
D8
( R/W )
( R/W )
( R/W )
( R/W )
(⎯)
( R/W )
( R/W )
( R/W )
Initial Value
0000-000B
41
MB90335 Series
• Block Diagram
Control bus
Special-purpose
baud-rate generator
(UART prescaler
control register
UTCR0, UTCR1)
(UART prescaler
reload resister
UTRLR0, UTRLR1)
Reception interrupt
signal
#39 (27H)*
Transmission
clock
Clock
Reception Reception
selector
control
clock
Send interrupt signal
#37 (25H)*
Transmission
control circuit
circuit
Pin
SCK0, SCK1
Start bit
detection circuit
Transmission
start circuit
Reception bit
counter
Transmission bit
counter
Reception parity
counter
Transmission
parity counter
Pin
SOT0, SOT1
Shift register for
reception
Pin
SIN0, SIN1
SIDR0, SIDR1
Shift register for
transmission
Reception
complete
SODR0, SODR1
Receive status
decision circuit
Start
transmission
Reception error
occurrence signal for
EI2OS (to CPU)
Internal data bus
SMR0,
SMR1
* : Interrupt number
42
MD1
MD0
SCKL
M2L2
M2L1
M2L0
SCKE
SOE
SCR0,
SCR1
PEN
P
SBL
CL
A/D
REC
RXE
TXE
SSR0,
SSR1
PE
ORE
FRE
RDRF
TDRE
BDS
RIE
TIE
MB90335 Series
7. Extended I/O serial interface
The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit ×
1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for
data transfer.
There are 2 serial I/O operation modes available:
• Internal shift clock mode : Transfer data in synchronization with the internal clock.
• External shift clock mode : Transfer data in synchronization with the clock supplied via the external pin (SCK).
By manipulating the general-purpose port sharing the external pin (SCK) in this
mode, data can also be transferred by a CPU instruction.
• Register list
Serial mode control status register (SMCS)
Address :
Address :
000059H
000058H
15
14
13
12
11
10
9
8
SMD2
SMD1
SMD0
SIE
SIR
BUSY
STOP
STRT
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
(R)
( R/W )
( R/W )
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
MODE
BDS
SOE
SCOE
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000010 B
Initial Value
XXXX0000 B
Serial data register (SDR)
Address :
00005AH
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
Communication prescaler control register (SDCR)
Address : 00005BH
15
14
13
12
11
10
9
8
MD
⎯
⎯
⎯
DIV3
DIV2
DIV1
DIV0
( R/W )
(⎯)
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
0XXX0000B
43
MB90335 Series
• Block Diagram
Internal data bus
D7 to D0 (LSB first)
(MSB first) D0 to D7
Initial Value
Transfer direction selection
SIN
SDR (serial data register)
Read
Write
SOT
SCK
Control circuit
Shift clock counter
Internal clock
2
1
0
SMD2 SMD1 SMD0
SIE
SIR
BUSY STOP STRT MODE BDS
Interrupt
request
Internal data bus
44
SOE SCOE
MB90335 Series
8. I2C Interface
The I2C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I2C
bus and has the following features.
• Master/slave sending and receiving
• Arbitration function
• Clock synchronization function
• Slave address and general call address detection function
• Detecting transmitting direction function
• Start condition repeated generation and detection function
• Bus error detection function
• Register list
I2C bus status register (IBSR0)
Address : 000070H
7
6
5
4
3
2
1
0
BB
RSC
AL
LRB
TRX
AAS
GCA
FBT
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
15
14
13
12
11
10
9
8
BER
BEIE
SCC
MSS
ACK
GCAA
INTE
INT
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
I2C bus control register (IBCR0)
Address : 000071H
Initial Value
00000000B
I2C bus clock control register (ICCR0)
Address : 000072H
7
6
5
4
3
2
1
0
⎯
⎯
EN
CS4
CS3
CS2
CS1
CS0
( ⎯ )
( ⎯ )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XX0XXXXXB
I2C bus address register (IADR0)
Address : 000073H
15
14
13
12
11
10
9
8
⎯
A6
A5
A4
A3
A2
A1
A0
( ⎯ )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
I2C bus data register (IDAR0)
Address : 000074H
Initial Value
XXXXXXXXB
45
MB90335 Series
• Block Diagram
ICCR
EN
I2C enable
Peripheral clock
Clock divide 1
5
ICCR
7
8
Clock selector 1
CS4
CS3
CS2
CS1
CS0
6
Clock divide 2
2 4 8 16
32
64
128
Bus busy
Repeat start
TRX
Last Bit
F2MC-16 bus
Start stop condition
detection
Error
Send/receive
First Byte
FBT
AL
Arbitration lost detection
IBCR
SCL0
BER
BEIE
Interrupt request
INTE
INT
End
IBCR
SCC
MSS
ACK
GCAA
Start
Master
ACK enable
Start stop condition
generation
GC-ACK enable
IDAR
IBSR
AAS
GCA
Slave
Global call
Slave address
compare
IADR
46
Generating shift clock
Shift clock edge
change timing
RSC
LRB
Sync
Clock selector 2
IBSR
BB
256
IRQ
SDA0
MB90335 Series
9. USB Function
The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.
Feature of USB function
• Conform to USB 2.0 Full Speed
• Full speed (12 Mbps) is supported.
• The device status is auto-answer.
• Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
• Toggle check by data synchronization bit.
• Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these
three commands can be processed the same way as the class vendor commands).
• The class vendor commands can be received as data and responded via firmware.
• Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
• Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
• Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).
• Register list
UDC control register (UDCC)
7
Address : 0000D0H
Address : 0000D1H
RST
6
5
4
3
2
Reserved Reserved
1
0
RFBK
PWC
RESUM HCON
USTP
( R/W )
( R/W )
( R/W )
( R/W )
(⎯)
(⎯)
( R/W )
( R/W )
15
14
13
12
11
10
9
8
Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
7
6
5
4
3
2
1
0
Reserved
PKS0
PKS0
PKS0
PKS0
PKS0
PKS0
PKS0
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
STAL
Reserved
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
(⎯)
7
6
5
4
3
2
1
0
PKS1
PKS1
PKS1
PKS1
PKS1
PKS1
PKS1
PKS1
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
EPEN
TYPE
TYPE
DIR
DMAE
NULE
STAL
PKS1
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
10100000B
Initial Value
00000000B
EP0 control register (EP0C)
Address : 0000D2H
Address : 0000D3H
Reserved Reserved
Initial Value
01000000B
Initial Value
XXXX0000B
EP1 control register (EP1C)
Address : 0000D4H
Address : 0000D5H
Initial Value
00000000B
Initial Value
01100001B
(Continued)
47
MB90335 Series
EP2/3/4/5 control register (EP2C to EP5C)
Address :
0000D6H
0000D8H
0000DAH
0000DCH
0000D7H
Address :
0000D9H
0000DBH
0000DDH
7
6
5
4
3
2
1
0
Reserved PKS2∼5 PKS2∼5 PKS2∼5 PKS2∼5 PKS2∼5 PKS2∼5 PKS2∼5
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
EPEN
TYPE
TYPE
DIR
DMAE
NULE
STAL
Reserved
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
TMSP
TMSP
TMSP
TMSP
TMSP
TMSP
TMSP
TMSP
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
TMSP
TMSP
TMSP
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R)
(R)
(R)
7
6
5
4
3
2
1
0
⎯
⎯
SUSP
SOF
BRST
WKUP
SETP
CONF
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
12
11
10
9
8
Initial Value
01000000B
Initial Value
01100000B
Time stamp register (TMSP)
Address : 0000DEH
Address : 0000DFH
Initial Value
00000000B
Initial Value
XXXXX000B
UDC status register (UDCS)
Address : 0000E0H
Initial Value
XX000000B
UDC Interrupt enable register (UDCIE)
15
Address : 0000E1H
14
13
Reserved Reserved SUSPIE
(⎯)
SOFIE BRSTIE WKUPIE CONFN CONFIE
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
(R)
( R/W )
Initial Value
00000000B
EP0I status register (EP0IS)
Address : 0000E2H
Address : 0000E3H
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
15
14
13
12
11
10
9
8
BFINI
DRQIIE
⎯
⎯
⎯
DRQI
⎯
⎯
( R/W )
( R/W )
(⎯)
(⎯)
(⎯)
( R/W )
(⎯)
(⎯)
Initial Value
XXXXXXXXB
Initial Value
10XXX1XXB
(Continued)
48
MB90335 Series
(Continued)
EP0O status register (EP0OS)
Address : 0000E4H
7
6
5
4
3
2
1
0
Reserved
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
(⎯)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
15
14
13
12
11
10
9
8
⎯
⎯
DRQO
SPK
Reserved
Address : 0000E5H
BFINI
DRQOIE SPKIE
( R/W )
( R/W )
( R/W )
(⎯)
(⎯)
( R/W )
( R/W )
(⎯)
7
6
5
4
3
2
1
0
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
15
14
13
12
11
10
9
8
BFINI
DRQIE
SPKIE Reserved
BUSY
DRQ
SPK
SIZE
( R/W )
( R/W )
( R/W )
(⎯)
(R)
( R/W )
( R/W )
(R)
Initial Value
0XXXXXXXB
Initial Value
100XX000B
EP1 status register (EP1S)
Address : 0000E6H
Address : 0000E7H
Initial Value
XXXXXXXXB
Initial Value
1000000XB
EP2/3/4/5 status register (EP2S to EP5S)
0000E8H
Address :
0000EAH
0000ECH
0000EEH
7
6
5
4
3
2
1
0
Reserved
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
SIZE
(⎯)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
15
14
13
12
11
10
9
8
Reserved
BUSY
DRQ
SPK
Reserved
(⎯)
(R)
( R/W )
( R/W )
(⎯)
0000E9H
BFINI DRQIE SPKIE
Address :
0000EBH
( R/W ) ( R/W ) ( R/W )
0000EDH
0000EFH
EP0/1/2/3/4/5 data register (EP0DT to EP5DT)
0000F0H
0000F2H
0000F4H
Address :
0000F6H
0000F8H
0000FAH
0000F1H
0000F3H
0000F5H
Address :
0000F7H
0000F9H
0000FBH
Initial Value
0XXXXXXXB
Initial Value
10000000B
Initial Value
7
6
5
4
3
2
1
0
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
BFDT
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
XXXXXXXXB
Initial Value
XXXXXXXXB
49
MB90335 Series
10. USB Mini-HOST
USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred
to and from Device without PC intervention.
• Feature of USB Mini-HOST
• Automatic detection of Low Speed/Full Speed transfer
• Low Speed/Full Speed transfer support
• Automatic detection of connection and cutting device
• Reset sending function support to USB-bus
• Support of IN/OUT/SETUP/SOF token
• In-token handshake packet automatic transmission (excluding STALL)
• Handshake packet automatic detection at out-token
• Supports a maximum packet length of 256 bytes
• Error (CRC error/toggle error/time-out) various supports
• Wake-Up function support
• Differences between the USB HOST and USB Mini-HOST
HOST
Mini-HOST
×
Hub support
Bulk transfer
Transfer
Control transfer
Interrupt transfer
ISO transfer
Transfer speed
Low Speed
Full Speed
×
PRE packet support
SOF packet support
CRC error
Toggle error
Error
Time-out
Maximum packet < receive data
Detection of connection and cutting of device
Transfer speed detection
×
50
: Supported
: Not supported
×
MB90335 Series
• Register list
Host control register 0 (HCNT0)
7
Address : 0000C0H
6
5
4
RWKIRE URIRE CMPIRE CNNIRE
( R/W )
3
DIRE
2
1
0
SOFIRE URST
HOST
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
14
13
12
11
10
9
8
Initial Value
00000000B
Host control register 1 (HCNT1)
15
Address : 0000C1H
Reserved Reserved Reserved Reserved Reserved SOFSTEP CANCEL RETRY
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
6
5
4
3
2
( R/W )
Initial Value
00000001B
( R/W )
Host interruption register (HIRQ)
7
Address : 0000C2H
TCAN Reserved RWKIRQ URIRQ CMPIRQ CNNIRQ
( R/W )
1
0
DIRQ
SOFIRQ
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
14
13
12
11
10
9
8
TOUT
CRC
HS
HS
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
⎯
⎯
(⎯)
(⎯)
Initial Value
00000000B
Host error status register (HERR)
15
Address : 0000C3H
LSTSOF RERR
( R/W )
TGERR STUFF
Initial Value
00000011B
Host state status register (HSTATE)
Address : 0000C4H
ALIVE CLKSEL SOFBUSY SUSP
( R/W )
( R/W )
( R/W )
( R/W )
TMODE CSTAT
(R)
Initial Value
XX010010B
(R)
SOF interruption FRAME comparison register (HFCOMP)
Address : 0000C5H
15
14
13
12
11
10
9
8
FRAME FRAME FRAME FRAME FRAME FRAME FRAME FRAME
COMP COMP COMP COMP COMP COMP COMP COMP
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
5
4
3
2
1
0
Initial Value
00000000B
Retry timer setting register (HRTIMER)
7
Address : 0000C6H
Address : 0000C7H
Address : 0000C8H
6
RTIMER0 RTIMER0 RTIMER0 RTIMER0 RTIMER0 RTIMER0 RTIMER0 RTIMER0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
⎯
⎯
⎯
⎯
⎯
⎯
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
Initial Value
00000000B
Initial Value
00000000B
( R/W ) ( R/W ) ( R/W )
1
0
RTIMER2 RTIMER2
( R/W )
Initial Value
XXXXXX00B
( R/W )
(Continued)
51
MB90335 Series
(Continued)
Host address register (HADR)
15
Address : 0000C9H
⎯
14
13
12
11
10
9
8
ADDRESS ADDRESSADDRESSADDRESSADDRESSADDRESSADDRESS
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
EOF0
EOF0
EOF0
EOF0
EOF0
EOF0
EOF0
EOF0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
⎯
⎯
EOF1
EOF1
EOF1
EOF1
EOF1
EOF1
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
6
5
4
3
2
1
0
Initial Value
X0000000B
EOF setting register (HEOF)
Address : 0000CAH
Address : 0000CBH
Initial Value
00000000B
Initial Value
XX000000B
FRAME setting register (HFRAME)
7
Address : 0000CCH
Address : 0000CDH
FRAME0 FRAME0 FRAME0 FRAME0 FRAME0 FRAME0 FRAME0 FRAME0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
⎯
⎯
⎯
⎯
⎯
10
9
8
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
( R/W )
( R/W )
5
4
3
2
1
0
FRAME1 FRAME1 FRAME1
Initial Value
00000000B
Initial Value
XXXXX000B
Host token end point register (HTOKEN)
7
Address : 0000CEH
52
6
TGGL
TKNEN TKNEN TKNEN ENDPT ENDPT ENDPT ENDPT
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
MB90335 Series
11. DTP/external interrupt circuit
DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external
interrupt input terminal INT7 to INT0, and outputs the interrupt request.
• DTP/external interrupt circuit function
The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input
to the external interrupt input pins (INT7 to INT0).
If CPU accept the interrupt request, and if the extended intelligent I/O service (EI2OS) is enabled, branches to
the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI2OS.
And if EI2OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer
(DTP function) performed by EI2OS.
• Feature of DTP/external interrupt circuit
External interrupt
Input pin
Interrupt source
DTP function
8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK,
P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)
The detection level or the type of the edge for each terminals can be set in the
request level setting register (ELVR)
Input of “H” level/ “L” level/rising edge/falling edge.
Interrupt number
#18 (12H) , #20 (14H) , #22 (16H) , #24 (18H)
Interrupt control
Enabling/Prohibit the interrupt request output using the DTP/interrupt enable
register (ENIR)
Interrupt flag
Holding the interrupt source using the DTP/interrupt cause register (EIRR)
Process setting
Prohibit EI2OS (ICR: ISE=“0”)
Enable EI2OS (ICR: ISE=“1”)
Process
Branched to the interrupt handling
routine
After an automatic data transfer by EI2OS,
Branched to the interrupt handling routine
• Register list
DTP/Interrupt enable register (ENIR)
Address : 00003CH
7
6
5
4
3
2
1
0
EN7
EN6
EN5
EN4
EN3
EN2
EN1
EN0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
Initial Value
00000000B
DTP/Interrupt source register (EIRR)
Address : 00003DH
15
14
13
12
11
10
9
8
ER7
ER6
ER5
ER4
ER3
ER2
ER1
ER0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
Initial Value
00000000B
Request level setting register (ELVR)
Address : 00003EH
Address : 00003FH
7
6
5
4
3
2
1
0
LB3
LA3
LB2
LA2
LB1
LA1
LB0
LA0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
15
14
13
12
11
10
9
8
LB7
LA7
LB6
LA6
LB5
LA5
LB4
LA4
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
Initial Value
00000000B
Initial Value
00000000B
53
MB90335 Series
• Block Diagram
Request level setting register (ELVR)
LB7
LA7
2
Pin
LB6
LA6
2
LB5
LA5
2
LB4
LA4
2
LB3
LA3
2
LB2
LA2
LB1
2
LA1
2
DTP/external interrupt input detection circuit
Selector
LA0
2
Selector
Pin
P60/INT0
P67/INT7/
SDA0
Pin
Pin
Selector
Selector
P66/INT6/
SCL0
Internal data bus
LB0
P61/INT1
Selector
Pin
Pin
Selector
P62/INT2/
SIN
P65/INT5/
PWC
Pin
Selector
Selector
Pin
P63/INT3/
SOT
P64/INT4/
SCK
DTP/interrupt
source register
(EIRR)
ER7 ER6 ER5 ER4 ER3 ER2 ER1 ER0
Interrupt request signal
#18(12H)*
#20(14H)*
#22(16H)*
DTP/interrupt
enable register
(ENIR)
EN7 EN6 EN5 EN4 EN3 EN2 EN1 EN0
* : Interrupt number
54
#24(18H)*
MB90335 Series
12. Interrupt controller
The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt
function. This register has the following functions.
• Setting of the interrupt levels of relevant peripheral
• Register list
Interrupt control register (ICR01, ICR03, ICR05, ICR07, ICR09, ICR11, ICR13, ICR15)
Address : ICR01 : 0000B1H
ICR03 : 0000B3H
ICR05 : 0000B5H
ICR07 : 0000B7H
ICR09 : 0000B9H
ICR11 : 0000BBH
ICR13 : 0000BDH
ICR15 : 0000BFH
Initial Value
00000111B
15
14
13
12
11
10
9
8
ICS3
ICS2
ICS1
ICS0
ISE
IL2
IL1
IL0
(W)
(W)
(W)
(W)
( R/W )
( R/W )
( R/W )
( R/W )
Interrupt control register (ICR00, ICR02, ICR04, ICR06, ICR08, ICR10, ICR12, ICR14)
Address : ICR00 : 0000B0H
ICR02 : 0000B2H
ICR04 : 0000B4H
ICR06 : 0000B6H
ICR08 : 0000B8H
ICR10 : 0000BAH
ICR12 : 0000BCH
ICR14 : 0000BEH
7
6
5
4
3
2
1
0
ICS3
ICS2
ICS1
ICS0
ISE
IL2
IL1
IL0
(W)
(W)
(W)
(W)
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000111B
Note : Do not access interrupt control registers using any read modify write instruction because it causes a
malfunction.
• Block Diagram
3
3
F2MC-16LX bus
IL2
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
IL1
32
Interrupt request
(peripheral resource)
3
(CPU)
Interrupt level
IL0
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
Determine
priority
of
interrupt
55
MB90335 Series
13. µDMAC
µDMAC is simple DMA with the function equal with EI2OS. It has 16 channels DMA transfer channels with the
following features.
• Performs automatic data transfer between the peripheral resource (I/O) and memory
• The program execution of CPU stops in the DMA startup
• Capable of selecting whether to increment the transfer source and destination addresses
• DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and
descriptor
• A STOP request is available for stopping DMA transfer from the resource
• Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA
status register is set and a termination interrupt is output to the transfer controller.
• Register list
DMA enable register upper (DERH)
Address : 0000ADH
15
14
13
12
11
10
9
8
EN15
EN14
EN13
EN12
EN11
EN10
EN9
EN8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
EN7
EN6
EN5
EN4
EN3
EN2
EN1
EN0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
STP7
STP15
6
STP6
STP14
5
STP5
STP13
4
STP4
STP12
3
STP3
STP11
2
STP2
STP10
1
STP1
STP9
0
STP0
STP8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
DTE15
DTE14
DTE13
DTE12
DTE11
DTE10
DTE9
DTE8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
7
6
5
4
3
2
1
0
DTE7
DTE6
DTE5
DTE4
DTE3
DTE2
DTE1
DTE0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
3
2
1
0
Initial Value
00000000B
DMA enable register lower (DERL)
Address : 0000ACH
Initial Value
00000000B
DMA stop status register (DSSR)
Address : 0000A4H
Initial Value
00000000B
*
DMA status register upper (DSRH)
Address : 00009DH
Initial Value
00000000B
DMA status register lower (DSRL)
Address : 00009CH
Initial Value
00000000B
DMA descriptor channel specification register (DCSR)
7
Address : 00009BH
STP
( R/W )
6
5
4
Reserved Reserved Reserved DCSR3 DCSR2 DCSR1
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
DCSR0
Initial Value
00000000B
( R/W )
* : The DSSR is lower when the STP bit of DCSR in the DSSR is “0”.
The DSSR is upper when the STP bit of DCSR in the DSSR is “1”.
(Continued)
56
MB90335 Series
(Continued)
DMA buffer address pointer lower 8 bit (DBAPL)
7
Address : 007920H
6
5
4
3
2
1
0
DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
12
11
10
9
8
Initial Value
XXXXXXXXB
DMA buffer address pointer middle 8 bit (DBAPM)
15
Address : 007921H
14
13
DBAPM DBAPM DBAPM DBAPM DBAPM DBAPM DBAPM DBAPM
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
4
3
2
1
0
Initial Value
XXXXXXXXB
DMA Buffer address pointer upper 8 bit (DBAPH)
7
Address : 007922H
6
5
DBAPH DBAPH DBAPH DBAPH DBAPH DBAPH DBAPH DBAPH
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
15
14
13
12
11
10
9
8
RDY2
RDY1
BYTEL
IF
BW
BF
DIR
SE
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
DMA control register (DMACS)
Address : 007923H
Initial Value
XXXXXXXXB
( R/W ) ( R/W )
DMA I/O register address pointer lower 8 bit (DIOAL)
Address : 007924H
7
6
5
4
3
2
1
0
A07
A06
A05
A04
A03
A02
A01
A00
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
DMA I/O register address pointer upper 8 bit (DIOAH)
Address : 007925H
15
14
13
12
11
10
9
8
A15
A14
A13
A12
A11
A10
A09
A08
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
DMA data counter lower 8 bit (DDCTL)
Address : 007926H
7
6
5
4
3
2
1
0
B07
B06
B05
B04
B03
B02
B01
B00
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
DMA data counter upper 8 bit (DDCTH)
Address : 007927H
15
14
13
12
11
10
9
8
B15
B14
B13
B12
B11
B10
B09
B08
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
XXXXXXXXB
Note : The above register is switched for each channel depending on the DCSR.
57
MB90335 Series
14. Address matching detection function
When the address is equal to the value set in the address detection register, the instruction code to be read into
the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9
instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the
program patch function is enabled.
2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address
matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code
to be read into the CPU is forcibly replaced with the INT9 instruction code.
• Register list
• Program address detect register 0 (PADR0)
PADR0 (lower)
7
6
Address : 001FF0H
PADR0 (middle)
Address : 001FF1H
PADR0 (upper)
Address : 001FF2H
PADR1 (upper)
Address : 001FF5H
4
3
2
1
0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
15
14
13
12
11
10
9
8
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
7
6
5
4
3
2
1
0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
13
12
11
10
9
8
• Program address detect register 1 (PADR1)
PADR1 (lower)
15
14
Address : 001FF3H
PADR1 (middle)
Address : 001FF4H
5
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
7
6
5
4
3
2
1
0
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
15
14
13
12
11
10
9
8
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
(R/W)
2
1
0
Reserved
AD0E
Reserved
(R/W)
(R/W)
(R/W)
• Program address detect control status register (PACSR)
PACSR
7
6
5
4
3
Address : 00009EH Reserved Reserved Reserved Reserved AD1E
(R/W)
R/W : Readable and Writable
X
: Undefined
58
(R/W)
(R/W)
(R/W)
(R/W)
Initial Value
XXXXXXXXB
Initial Value
XXXXXXXXB
Initial Value
XXXXXXXXB
Initial Value
XXXXXXXXB
Initial Value
XXXXXXXXB
Initial Value
XXXXXXXXB
Initial Value
00000000B
MB90335 Series
15. Delay interrupt generator module
The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware
interrupt can be generated by software.
• Delay interrupt generator module function
Function and control
Interrupt source
• Setting the R0 bit in the delayed interrupt request generation/release register to
1 (DIRR: R0 = 1) generates a delayed interrupt request.
• Setting the R0 bit in the delayed interrupt request generation/release register to
0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control
No setting of permission register is provided.
Interrupt flag
Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
2
Not ready for extended intelligent I/O service (EI2OS).
EI OS support
• Block Diagram
Internal data bus
⎯
⎯
⎯
⎯
⎯
⎯
⎯
R0
Delayed Interrupt source/release register (DIRR)
⎯ : Undefined bit
S Interrupt request
R Latch
Interrupt
request
signal
59
MB90335 Series
16. ROM mirroring function selection module
The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read
by accessing bank 00.
• ROM mirroring function selection module function
Description
Mirror setting address
Interrupt source
EI2OS support
FFFFFFH to FF8000H in the FF bank can be read through 00FFFFH to 008000H in
the 00 bank.
None
Not ready for extended intelligent I/O service (EI2OS).
• Block Diagram
ROM mirror function selection register (ROMM)
⎯
⎯
⎯
⎯
⎯
Address
Internal data bus
Address area
FF bank
00 bank
Data
ROM
60
⎯
Reserved
MI
MB90335 Series
17. Low power consumption (standby) mode
The F2MC-16LX can be set to save power consumption by selecting and setting the low power consumption
mode.
• CPU operation mode and functional description
CPU
Operation
operating clock
mode
Normal run
Time-base Only the time-base timer operates at the clock frequency obtained by PLL
timer
multiplication of the oscillator clock (HCLK) frequency.
The CPU and peripheral resources are suspended with the oscillator clock
stopped.
Stop
Normal run
The CPU and peripheral resources operate at the clock frequency obtained by
dividing the oscillator clock (HCLK) frequency by two.
Only peripheral resources operate at the clock frequency obtained by dividing the
oscillator clock (HCLK) frequency by two.
Sleep
Main clock
The CPU and peripheral resources operate at the clock frequency obtained by
PLL multiplication of oscillator clock (HCLK) frequency.
Only peripheral resources operate at the clock frequency obtained by PLL
multiplication of the oscillator clock (HCLK) frequency.
Sleep
PLL clock
Description
Time-base Only the time-base timer operates at the clock frequency obtained by dividing the
timer
oscillator clock (HCLK) frequency by two.
The CPU and peripheral resources are suspended with the oscillator clock
stopped.
Stop
CPU intermittent
The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for
Normal run
operation mode
operation while being decimated in a certain period.
• Register list
Low power consumption mode control register (LPMCR)
Address : 0000A0H
7
6
5
4
3
2
1
0
STP
SLP
SPL
RST
TMD
CG1
CG0
Reserved
(W)
(W)
( R/W )
(W)
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00011000B
61
MB90335 Series
18. Clock
The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The
internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on
source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.
• Register list
Clock selection register (CKSCR)
Address : 0000A1H
62
15
14
13
12
11
10
9
8
SCM
MCM
WS1
WS0
SCS
MCS
CS1
CS0
(R)
(R)
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
11111100B
MB90335 Series
19. 512 Kbits flash memory
The description that follows applies to the flash memory built in the MB90F337; it is not applicable to evaluation
ROM or masked ROM.
The method of data write/erase to flash memory is following three types.
• Parallel writer
• Serial dedicated writer
• Write/erase by executing program
• Description of 512 Kbits flash memory
512 Kbits flash memory is located in FFH bank in the CPU memory map. Function of flash memory interface
circuit enables read and program access from CPU.
Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of
program and data is carried on in the mounting state effectively.
Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash
memory by dual operation. Also, erase/write and read in the different bank (Upper Bank/Lower Bank) is executed
simultaneously.
• Features of 512 Kbits flash memory
• Sector configuration : 64 Kwords × 8 bits/32 words × 16 bits (4 K × 4 + 16 K × 2 + 4 K × 4)
• Simultaneous execution of erase/write and read by 2-bank configuration
• Automatic program algorithm (Embedded AlgorithmTM*)
• Built-in deletion pause/deletion resume function
• Detection of programming/erasure completion using data polling and the toggle bit
• At least 10000 times guaranteed
• Minimum flash read cycle time : 2 machine cycles
* : Embedded AlgorithmTM is a trade mark of Advanced Micro Devices Inc.
Note : The read function of manufacture code and device code is not including.
Also, these code is not accessed by the command.
• Flash write/erase
• Flash memory can not execute write/erase and read by the same bank simultaneously.
• Data can be programmed/deleted into and erased from flash memory by executing either the program
residing in the flash memory or the one copied to RAM from the flash memory.
63
MB90335 Series
• Sector configuration of flash memory
SA1 (4 Kbytes)
SA2 (4 Kbytes)
SA3 (4 Kbytes)
SA4 (16 Kbytes)
SA5 (16 Kbytes)
SA6 (4 Kbytes)
SA7 (4 Kbytes)
SA8 (4 Kbytes)
SA9 (4Kbytes)
FF0000H
70000H
FF0FFFH
70FFFH
FF1000H
71000H
FF1FFFH
71FFFH
FF2000H
72000H
FF2FFFH
72FFFH
FF3000H
73000H
FF3FFFH
73FFFH
FF4000H
74000H
FF7FFFH
77FFFH
FF8000H
78000H
FFBFFFH
7BFFFH
FFC000H
7C000H
FFCFFFH
7CFFFH
FFD000H
7D000H
FFDFFFH
7DFFFH
FFE000H
7E000H
FFEFFFH
7EFFFH
FFF000H
7F000H
FFFFFFH
7FFFFH
Upper Bank
SA0 (4 Kbytes)
Lower Bank
Flash Memory CPU address Writer address *
* : Flash memory writer address indicates the address equivalent to the CPU address when data is written
to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel
programmer are executed based on writer addresses.
64
MB90335 Series
• Register list
Flash memory control status register (FMCS)
Address : 0000AEH
7
6
5
4
3
2
1
INTE
RDYINT
WE
RDY
Reserved
( R/W )
( R/W )
( R/W )
(R)
(W)
( R/W )
(W)
( R/W )
LPM1 Reserved
0
LPM0
Initial Value
000X0000B
Flash memory program control register (FWR0)
Address : 00790CH
7
6
5
4
3
2
1
0
SA7E
SA6E
SA5E
SA4E
SA3E
SA2E
SA1E
SA0E
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
Flash memory program control register (FWR1)
Address : 00790DH
15
14
13
12
11
10
9
0
⎯
⎯
⎯
⎯
⎯
⎯
SA9E
SA8E
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
Initial Value
00000000B
Sector conversion setting register (SSR0)
Address : 00790EH
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
SEN0
( R/W )
( R/W )
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
( R/W )
Initial Value
00XXXXX0B
Note : When writing to SSR0 register, write “0” except for SEN0.
65
MB90335 Series
• Standard configuration for Fujitsu standard serial on-board writing
The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp.
is used for Fujitsu standard serial on-board writing.
Host interface cable (AZ201)
RS232C
General-purpose common cable (AZ210)
Flash
microcontroller
programmer
+
Memory card
CLK synchronous
serial
MB90F337
user system
Can operate stand-alone
Note : Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the
flash microcontroller programmer (AF220, AF210, AF120 and AF110) , general-purpose common cable for
connection (AZ210) and connectors.
• Pins Used for Fujitsu Standard Serial On-board Programming
Pin
66
Function
Description
MD2,
Mode input pin
MD1, MD0
The device enters the serial program mode by setting MD2 = 1,
MD1 = 1 and MD0 = 0.
X0, X1
Oscillation pin
Because the internal CPU operation clock is set to be the 1 multiplication
PLL clock in the serial write mode, the internal operation clock frequency
is the same as the oscillation clock frequency.
P60, P61
Write program start pins
Input a Low level to P60 and a High level to P61.
RST
Reset input pin
SIN0
Serial data input pin
SOT0
Serial data output pin
SCK0
Serial clock input pin
⎯
UART0 is used as CLK synchronous mode.
In write mode, the pins used for the UART0 CLK synchronous mode are
SIN0, SOT0, and SCK0.
VCC
Power source input pin
When supplying the write voltage (MB90F337 : 3.3 V±0.3 V) from the
user system, connection with the flash microcontroller programmer is
not necessary.
When connecting, do not short-circuit with the user power supply.
VSS
GND Pin
Share GND with the flash microcontroller programmer.
MB90335 Series
The control circuit shown in the figure is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the
user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.
AF220/AF210/AF120/AF110
Write control pin
MB90F337 write control pin
10 kΩ
AF220/AF210/AF120/AF110
/TICS pin
User
Control circuit
The MB90F337 serial clock frequency that can be input is determined by the following expression. Use the flash
microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock
frequency to be used.
Inputable serial clock frequency = 0.125 × oscillation clock frequency.
• Maximum serial clock frequency
Oscillation
clock
frequency
Maximum serial clock
frequency acceptable to the
flash microcontroller
Maximum serial clock
frequency that can be set
with the AF220/AF210/
AF120/AF110
Maximum serial clock
frequency that can be set
with the AF200
At 6 MHz
750 kHz
500 kHz
500 kHz
• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110)
(made by Yokogawa Digital Computer Corp.)
Part number
Unit
Function
AF220/AC4P
Model with internal Ethernet interface
/100 V to 220 V power adapter
AF210/AC4P
Standard model
/100 V to 220 V power adapter
AF120/AC4P
Single key internal Ethernet interface mode
/100 V to 220 V power adapter
AF110/AC4P
Single key model
/100 V to 220 V power adapter
AZ221
PC/AT RS232C cable for writer
AZ210
Standard target probe (a) length : 1 m
FF201
Control module for Fujitsu F2MC-16LX flash microcontroller control module
AZ290
Remote controller
/P2
2 MB PC Card (option) Flash memory capacity to respond to 128 KB
/P4
4 MB PC Card (option) Flash memory capacity to respond to 512 KB
Contact to : Yokogawa Digital Computer Corporation TEL : 81-423-33-6224
Note : The AF200 flash microcontroller programmer is a retired product, but it can be supported using control module
FF201.
67
MB90335 Series
■ ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Parameter
Power supply voltage*1
Input voltage*1
Output voltage*1
Maximum clamp current
Total maximum clamp
current
“L” level maximum output
current
Rating
Symbol
Unit
Remarks
Min
Max
VSS − 0.3
VSS + 4.0
V
VSS − 0.3
VSS + 4.0
V
*2
VSS − 0.3
VSS + 6.0
V
N-ch open-drain
(Withstand voltage I/O of 5 V)*3
− 0.5
VSS + 4.5
V
USB I/O
VSS − 0.3
VSS + 4.0
V
*2
− 0.5
VSS + 4.5
V
USB I/O
ICLAMP
− 2.0
+2.0
mA
*4
Σ⏐ICLAMP⏐
⎯
20
mA
*4
IOL1
⎯
10
mA
Other than USB I/O*5
IOL2
⎯
43
mA
USB I/O*5
VCC
VI
VO
“L” level average output
current
IOLAV1
⎯
4
mA
*6
IOLAV2
⎯
15/4.5
mA
USB-IO
(Full speed/Low speed) *6
“L” level maximum total
output current
ΣIOL
⎯
100
mA
ΣIOLAV
⎯
50
mA
*7
IOH1
⎯
− 10
mA
Other than USB I/O*5
IOH2
⎯
− 43
mA
USB I/O*5
“L” level average total
output current
“H” level maximum output
current
“H” level average output
current
IOHAV1
⎯
−4
mA
*6
IOHAV2
⎯
−15/−4.5
mA
USB-IO
(Full speed/Low speed) *6
“H” level maximum total
output current
ΣIOH
⎯
− 100
mA
ΣIOHAV
⎯
− 50
mA
Power consumption
Pd
⎯
270
mW
Operating temperature
TA
− 40
+ 85
°C
− 55
+ 150
°C
− 55
+ 125
°C
“H” level average total
output current
Storage temperature
Tstg
*7
USB I/O
*1 : The parameter is based on VSS = 0.0 V.
*2 : VI and VO must not exceed VCC + 0.3 V. However, if the maximum current to/from an input is limited by some
means with external components, the ICLAMP rating supersedes the VI rating.
*3 : Applicable to pins : P60 to P67, UTEST
(Continued)
68
MB90335 Series
(Continued)
*4 : •
•
•
•
•
•
•
•
•
•
•
Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P54
Use within recommended operating conditions.
Use at DC voltage (current)
The +B signal should always be applied a limiting resistance placed between the +B signal and the
microcontroller.
The value of the limiting resistance should be set so that when the +B signal is applied the input current to
the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect
other devices.
Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply
is provided from the pins, so that incomplete operation may result.
Note that if the +B input is applied during power-on, the power supply is provided from the pins and the
resulting supply voltage may not be sufficient to operate the power-on reset.
Care must be taken not to leave the +B input pin open.
Note that analog system input/output pins other than P60 to P67, DVP, DVM, HVP, HVM, UTEST, HCON
Sample recommended circuits:
• Input/output equivalent circuits
Protective diode
VCC
Limiting
resistance
P-ch
+B input (0 V to 16 V)
N-ch
R
*5 : A peak value of an applicable one pin is specified as a maximum output current.
*6 : The average output current specifies the mean value of the current flowing in the relevant single pin during a
period of 100 ms.
*7 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins
during a period of 100 ms.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
69
MB90335 Series
2. Recommended Operating Conditions
(VSS = 0.0 V)
Parameter
Symbol
Value
Unit
Remarks
Min
Max
3.0
3.6
V
At normal operation (When using USB)
2.7
3.6
V
At normal operation (When not using USB)
1.8
3.6
V
Hold state of stop operation
VIH
0.7 VCC
VCC + 0.3
V
CMOS input pin
VIHS1
0.8 VCC
VCC + 0.3
V
CMOS hysteresis input pin
VIHS2
0.8 VCC
VSS + 5.3
V
N-ch open-drain
(Withstand voltage I/O of 5 V)*
VIHM
VCC − 0.3
VCC + 0.3
V
MD pin input
VIHUSB
2.0
VCC + 0.3
V
USB pin input
VIL
VSS − 0.3
0.3 VCC
V
CMOS input pin
VILS
VSS − 0.3
0.2 VCC
V
CMOS hysteresis input pin
VILM
VSS − 0.3
VSS + 0.3
V
MD pin input
VILUSB
VSS
0.8
V
USB pin input
Differential input
sensitivity
VDI
0.2
⎯
V
USB pin input
Differential common
mode input voltage
range
VCM
0.8
2.5
V
USB pin input
Operating
temperature
TA
− 40
+ 85
°C
When not using USB
0
+ 70
°C
When using USB
Power supply voltage
Input “H” voltage
Input “L” voltage
VCC
* : Applicable to pins : P60 to P67, UTEST
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device’s electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
70
MB90335 Series
3. DC Characteristics
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = − 40 °C to +85 °C)
Parameter
Output “H”
voltage
Output “L”
voltage
Input leak
current
Symbol
VOH
VOL
IIL
Pin name
Output pins other
than P60 to P67,
HVP, HVM, DVP,
DVM
IOH = −4.0 mA
HVP, HVM, DVP,
DVM
RL = 15 kΩ ± 5%
Output pins other
than HVP, HVM, DVP, IOL = 4.0 mA
DVM
Max
VCC − 0.5
⎯
Vcc
V
2.8
⎯
3.6
V
Vss
⎯
Vss + 0.4
V
0
⎯
0.3
V
VCC = 3.3 V,
Vss < VI < VCC
− 10
⎯
+ 10
µA
⎯
−5
⎯
+5
µA
25
50
100
kΩ
⎯
0.1
10
µA
⎯
55
65
mA MB90F337
⎯
50
60
mA MB90337
⎯
50
60
mA MB90F337
⎯
45
55
mA MB90337
VCC = 3.3 V,
Internal frequency 24 MHz,
At sleep mode
⎯
25
40
mA
VCC = 3.3 V,
Internal frequency 24 MHz,
At timer mode
⎯
3.5
10
mA
VCC = 3.3 V,
Internal frequency 3 MHz,
At timer mode
⎯
1.0
2.0
mA
TA = +25 °C,
At stop mode
⎯
1
40
µA
P00 to P07,
P10 to P17
Open drain
output
current
ILIOD P60 to P67
VCC = 3.3 V,
TA = + 25 °C
⎯
VCC = 3.3 V,
Internal frequency 24 MHz,
At normal operating
At USB operating
(USTP = 0)
ICC
VCC = 3.3 V,
Internal frequency 24 MHz,
At normal operating
At non-operating USB
(USTP = 1)
VCC
ICCH
Typ
Output pins other
than P60 to P67,
HVP, HVM, DVP,
DVM
RPULL
ICTS
Unit Remarks
Min
RL = 1.5 kΩ ± 5%
Pull-up
resistance
ICCS
Value
HVP, HVM, DVP,
DVM
HVP, HVM, DVP,
DVM
Power
supply
current
Conditions
(Continued)
71
MB90335 Series
(Continued)
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = − 40 °C to +85 °C)
Value
Conditions
Unit Remarks
Min
Typ
Max
Parameter
Symbol
Input
capacitance
CIN
Other than Vcc and
Vss
⎯
⎯
5
15
pF
Pull-up
resistor
Rup
RST
⎯
25
50
100
kΩ
Pull-down
resistor
Rdown MD2
VCC = 3.0 V
At TA = +25 °C
25
50
100
kΩ MB90337
USB I/O
output
impedance
ZUSB
⎯
3
⎯
14
Ω
Pin name
DVP, DVM
HVP, HVM
Note : P60 to P67 are N-ch open-drain pins usually used as CMOS.
72
MB90335 Series
4. AC Characteristics
(1) Clock input timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = − 40 °C to +85 °C)
Symbol
Pin
name
Clock frequency
fCH
X0, X1
Clock cycle time
tHCYL
X0, X1
Input clock pulse width
PWH
PWL
Input clock rise time and fall
time
Parameter
Value
Unit
Remarks
Min
Typ
Max
⎯
6
⎯
MHz When oscillator is used
6
⎯
24
MHz External clock input
⎯
166.7
⎯
ns
When oscillator is used
166.7
⎯
41.7
ns
External clock input
X0
10
⎯
⎯
ns
A reference duty ratio is
30% to 70%.
tcr
tcf
X0
⎯
⎯
5
ns
At external clock
Internal operating clock
frequency
fCP
⎯
3
⎯
24
Internal operating clock
cycle time
tCP
⎯
42
⎯
333
MHz When main clock is used
ns
When main clock is used
• Clock Timing
tHCYL
0.8 VCC
X0
0.2 VCC
PWH
PWL
tcf
tcr
73
MB90335 Series
• PLL operation guarantee range
Relation between power supply voltage and internal operation clock frequency
Power supply voltage VCC (V)
PLL operation guarantee range
3.6
3.0
2.7
Normal operation
assurance range
3
6
12
24
Internal clock fCP (MHz)
Note : When the USB is used, operation is guaranteed at voltages between 3.0 V to 3.6 V.
Relation between internal operation clock frequency and external clock frequency
4x
Internal clock fCP (MHz)
24
External clock
2x
12
1x
6
3
24
6
External clock FC (MHz)
The AC standards provide that the following measurement reference voltages.
• Output signal waveform
• Input signal waveform
Hysteresis input pin
0.8 VCC
2.4 V
0.2 VCC
0.8 V
Hysteresis input/other than MD input pin
0.7 VCC
0.3 VCC
74
Output pin
MB90335 Series
(2) Reset
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Reset input
time
Symbol
Pin
name
tRSTL
Value
Conditions
RST
Min
Max
Unit
Remarks
500
⎯
ns
At normal operating,
At time base timer mode,
At main sleep mode,
At PLL sleep mode
Oscillation time of
oscillator* + 500 ns
⎯
µs
At stop mode
⎯
* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several
dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a
ceramic oscillator, and 0 milliseconds on an external clock.
• During normal operation, time-base timer mode, main sleep mode and PLL sleep mode
tRSTL
RST
0.2 VCC
0.2 VCC
• During stop mode
tRSTL
RST
0.2 VCC
X0
Internal
operation
clock
0.2 VCC
90% of
amplitude
Oscillation time
of oscillator
500 ns
Oscillation stabilization wait time
Execute instruction
Internal reset
75
MB90335 Series
(3) Power-on reset
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Power supply rising time
Power supply shutdown time
Symbol
Pin name Conditions
tR
VCC
tOFF
VCC
Value
Unit
Min
Max
0.05
30
ms
1
⎯
ms
⎯
Remarks
Waiting time
until power-on
Notes : • VCC must be lower than 0.2 V before the power supply is turned on.
• The above standard is a value for performing a power-on reset.
• In the device, there are internal registers which is initialized only by a power-on reset. When the initial
ization of these items is expected, turn on the power supply according to the standards.
tR
VCC
2.7 V
0.2 V
0.2 V
0.2 V
tOFF
Note : Sudden change of power supply voltage may activate the power-on reset function.
When changing the power supply voltage during operation as illustrated below, voltage fluctuation should
be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL
clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.
VCC
3.0 V
VSS
76
The rising edge should be 50 mV/ms
or less.
RAM data hold
MB90335 Series
(4) UART0, UART1 I/O extended serial timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
Serial clock cycle time
tSCYC
SCKx
SCK ↓ → SOT delay time
tSLOV
SCKx
SOTx
Valid SIN → SCK ↑
tIVSH
SCKx
SINx
SCK ↑ → valid
SIN hold time
tSHIX
Serial clock H pulse width
Value
Conditions
Unit
Min
Max
8 tCP
⎯
ns
− 80
+ 80
ns
100
⎯
ns
SCKx
SINx
60
⎯
ns
tSHSL
SCKx, SINx
4 tCP
⎯
ns
Serial clock L pulse width
tSLSH
SCKx, SINx
4 tCP
⎯
ns
SCK ↓ → SOT delay time
tSLOV
SCKx
SOTx
⎯
150
ns
Valid SIN → SCK ↑
tIVSH
SCKx
SINx
60
⎯
ns
SCK ↑ → valid
SIN hold time
tSHIX
SCKx
SINx
60
⎯
ns
Internal shift clock
Mode output pin is
CL = 80 pF + 1 TTL
External shift clock
Mode output pin is
CL = 80 pF + 1 TTL
Notes : • Above rating is the case of CLK synchronous mode.
• CL is a load capacitance value on pins for testing.
• tCP is the machine cycle period (unit : ns) . Refer to “ (1) Clock input timing”.
• Internal shift clock mode
tSCYC
2.4 V
SCK
0.8 V
0.8 V
tSLOV
2.4 V
SOT
0.8 V
tIVSH
SIN
tSHIX
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
• External shift clock mode
tSLSH
SCK
0.2 VCC
tSHSL
0.8 VCC
0.8 VCC
0.2 VCC
tSLOV
2.4 V
SOT
0.8 V
tIVSH
SIN
tSHIX
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
77
MB90335 Series
(5) I2C timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
SCL clock frequency
(Repeat) [start] condition hold
time
SDA ↓ → SCL ↓
Symbol
tHDSTA
tLOW
SCL clock “H” width
tHIGH
Repeat [start] condition setup time
SCL ↑ → SDA ↓
tSUSTA
Data hold time
SCL ↓ → SDA ↓ ↑
tHDDAT
[Stop] condition setup time
SCL ↑ → SDA ↑
Bus free time between [stop]
condition and [start] condition
tSUDAT
tSUSTO
tBUS
Value
Unit
Min
Max
0
100
kHz
4.0
⎯
µs
4.7
⎯
µs
4.0
⎯
µs
4.7
⎯
µs
0
3.45*3
µs
Power-supply of external pull-up resistor
at 5.0 V
fCP*1 ≤ 20 MHz, R = 1.2 kΩ, C = 50 pF*2
Power-supply of external pull-up resistor
at 3.6 V
fCP*1 ≤ 20 MHz, R = 1.0 kΩ, C = 50 pF*2
250*4
⎯
Power-supply of external pull-up resistor
at 5.0 V
fCP*1 > 20 MHz, R = 1.2 kΩ, C = 50 pF*2
Power-supply of external pull-up resistor
at 3.6 V
fCP*1 > 20 MHz, R = 1.0 kΩ, C = 50 pF*2
200*4
⎯
4.0
⎯
µs
4.7
⎯
µs
fSCL
SCL clock “L” width
Data setup time
SDA ↓ ↑ → SCL ↑
Conditions
Power-supply of external pull-up resistor
at 5.0 V
R = 1.2 kΩ, C = 50 pF*2
Power-supply of external pull-up resistor
at 3.6 V
R = 1.0 kΩ, C = 50 pF*2
Power-supply of external pull-up resistor
at 5.0 V
R = 1.2 kΩ, C = 50 pF*2
Power-supply of external pull-up resistor
at 3.6 V
R = 1.0 kΩ, C = 50 pF*2
ns
*1 : fCP is internal operating clock frequency. Refer to “ (1) Clock input timing”.
*2 : R and C are pull-up resistance of SCL and SDA lines and load capacitance.
*3 : The maximum tHDDAT only has to be met if the device does not stretch the “L” width (tLOW) of the SCL signal.
*4 : Refer to “• Note of SDA, SCL set-up time”.
78
MB90335 Series
•Note of SDA, SCL set-up time
SDA
Input data set-up time
SCL
6 tcp
Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on
the load capacitance or pull-up resistor.
Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be
satisfied.
•Timing definition
SDA
tLOW
tBUS
tHDSTA
tSUDAT
SCL
tHDSTA
tHDDAT
tHIGH
tSUSTA
tSUSTO
79
MB90335 Series
(6) Timer Input Timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
Conditions
tTIWH
tTIWL
PWC
⎯
Input pulse width
Value
Min
Max
4 tCP
⎯
Unit
ns
Note : tCP is the machine cycle period (unit : ns) . Refer to “ (1) Clock input timing”.
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
PWC
tTIWH
tTIWL
(7) Timer output timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
Conditions
tTO
PPGx
⎯
CLK ↑ → TOUT change time
PPG0 to PPG3 change time
Value
Min
Max
30
⎯
Unit
ns
2.4 V
CLK
tTO
2.4 V
0.8 V
PPGx
(8) Trigger Input Timing
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = −40 °C to +85 °C)
Parameter
Input pulse width
Symbol
tTRGH
tTRGL
Pin name Conditions
INTx
⎯
Value
Unit
Max
5 tCP
⎯
ns
At normal operating
1
⎯
µs
At Stop mode
Note : tCP is the machine cycle period (unit : ns) . Refer to “ (1) Clock input timing”.
0.8 VCC
0.8 VCC
0.2 VCC
0.2 VCC
INTx
tTRGH
80
Remarks
Min
tTRGL
MB90335 Series
5. USB characteristics
(VCC = 3.3 V ± 0.3 V, VSS = 0.0 V, TA = 0 °C to +70 °C)
Min
Max
Input High level voltage
VIH
2.0
⎯
V
Input Low level voltage
VIL
⎯
0.8
V
Differential input sensitivity
VDI
0.2
⎯
V
Differential common mode range
VCM
0.8
2.5
V
Output High level voltage
VOH
2.8
3.6
V
IOH = −200 µA
Output Low level voltage
VOL
0.0
0.3
V
IOL = 2 mA
Cross over voltage
VCRS
1.3
2.0
V
tFR
4
20
ns
Full Speed
tLR
75
300
ns
Low Speed
tFF
4
20
ns
Full Speed
tLF
75
300
ns
Low Speed
tRFM
90
111.11
%
(TFR/TFF)
tRLM
80
125
%
(TLR/TLF)
ZDRV
28
44
Ω
Including Rs = 27 Ω
RS
25
30
Ω
Recommended value
= 27 Ω at using USB*
Symbol
Input
characteristics
Value
Symbol
Parameter
Rise time
Output
characteristics
Fall time
Rising/falling time matching
Output impedance
Series resistance
Unit
Remarks
* : Arrange the series resistance RS values in order to set the impedance value within the output impedance ZSRV.
• Data signal timing (Full Speed)
Rise time
DVP/HVP
90%
Vcrs
Fall time
90%
10%
10%
DVM/HVM
tFF
tFR
• Data signal timing (Low Speed)
Rise time
HVP
HVM
90%
Vcrs
Fall time
90%
10%
10%
tLR
tLF
81
MB90335 Series
• Load condition (Full Speed)
ZUSB
DVP/HVP
RS = 27 Ω
Testing point
CL = 50 pF
ZUSB
DVM/HVM
RS = 27 Ω
Testing point
CL = 50 pF
• Load condition (Low Speed)
ZUSB
HVP
RS = 27 Ω
Testing point
CL = 50 pF ∼ 150 pF
ZUSB
HVM
RS = 27 Ω
Testing point
CL = 50 pF ∼ 150 pF
82
MB90335 Series
6. Flash memory write/erase characteristics
Parameter
Condition
Value
Unit
Remarks
0.5
s
Excludes 00H programming
prior to erasure.
0.5
7.5
s
Excludes 00H programming
prior to erasure.
⎯
2.6
⎯
s
Excludes 00H programming
prior to erasure.
⎯
16
3600
µs
Except for over head time of
system
⎯
10000
⎯
⎯
cycle
Average
TA = + 85 °C
20
⎯
⎯
year
Min
Typ
Max
Sector erase time
(4 Kbytes sector)
⎯
0.2
Sector erase time
(16 Kbytes sector)
⎯
Chip erase time
TA = + 25 °C
VCC = 3.0 V
Word (8 bits width)
programming time
Program/erase cycle
Flash data retention time
*
* : This value comes from the technology qualification. (using Arrhenius equation to translate high temperature
measurements into normalized value at + 85 °C)
83
MB90335 Series
■ ORDERING INFORMATION
Part number
MB90F337PFM
MB90337PFM
MB90V330A
84
Package
Remarks
64-pin plastic LQFP
(FPT-64P-M09)
299-pin ceramic PGA
(PGA-299C-A01)
For evaluation
MB90335 Series
■ PACKAGE DIMENSION
64-pin plastic LQFP
Lead pitch
0.65 mm
Package width ×
package length
12 × 12 mm
Lead shape
Gullwing
Sealing method
Plastic mold
Mounting height
1.70 mm MAX
Code
(Reference)
P-LQFP64-12×12-0.65
(FPT-64P-M09)
64-pin plastic LQFP
(FPT-64P-M09)
Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
14.00±0.20(.551±.008)SQ
* 12.00±0.10(.472±.004)SQ
48
0.145±0.055
(.0057±.0022)
33
49
32
0.10(.004)
Details of "A" part
+0.20
1.50 –0.10
+.008
.059 –.004
(Mounting height)
0.25(.010)
INDEX
0~8˚
64
17
1
0.65(.026)
C
"A"
16
0.32±0.05
(.013±.002)
0.13(.005)
0.50±0.20
(.020±.008)
0.60±0.15
(.024±.006)
0.10±0.10
(.004±.004)
(Stand off)
M
2003 FUJITSU LIMITED F64018S-c-3-5
Dimensions in mm (inches).
Note: The values in parentheses are reference values.
Please confirm the latest Package dimension by following URL.
http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html
85
MB90335 Series
■ MAIN CHANGES IN THIS EDITION
Page
Section
Change Results
4
■ PRODUCT LINEUP
5
■ PIN ASSIGNMENT
7
■ PIN DESCRIPTION
Pin no. 56, 57, 58
Changed the description;
Data input pin for simple serial I/O
→ Data input pin for extended I/O serial interface
Pin no. 1
For pin name, VBUS → UTEST
For status at reset/ function, VBUS → UTEST input
For function, “ Status detection pin of USB
cable (withstand voltage of 5 V)” → “USB test pin.
Connect this to a pull-down resistor during normal
usage.”
10
■ HANDLING DEVICES
5. About crystal oscillator circuit
Added at the end of the section;
Please ask the crystal maker to evaluate the
oscillational characteristics of the crystal and this
device.
12
■ BLOCK DIAGRAM
Changed VBUS to UTEST.
16
■ I/O MAP
Address 000060H
For the register, PWC Dividing Ratio Register →
PWC Dividing Ratio Control Register
17
Address 000072H
For the register, I2C Bus Clock Selection Register →
I2C Bus Clock Control Register
Address 0000A0H
For the register, Low Power Consumption Mode
Register → Low Power Consumption Mode Control
Register
Address 0000A8H
For the register, Watchdog Control Register →
Watchdog Timer Control Register
Address 0000AEH
For the register abbreviation,
FMCR → FMCS
18
Address 0000D1H
Prohibited → UDC Control Register
19
Address 0000D2H
For the initial value, X1000000B → 01000000B
Address 0000D3H
For the initial value, XXXX000XB → XXXX0000B
Address 0000DFH
For the initial value, 00000000B → XXXXX000B
Address 0000E0H
For the initial value, 00000000B → XX000000B
Address 0000E4H
For the initial value, XXXXXXXXB → 0XXXXXXXB
Address 0000E5H
For the initial value, 100XX00XB → 100XX000B
Changed VBUS to UTEST.
Address 0000E9H, 0000EBH, 0000EDH, For the initial value, 1000000XB → 10000000B
0000EFH
20
Address 00790CH
For the register, Flash Program Control Register 0 →
Flash Memory Program Control Register 0
Address 00790DH
For the register, Flash Program Control Register 1 →
Flash Memory Program Control Register 1
(Continued)
86
MB90335 Series
Page
22
23
34
Section
Change Results
■ INTERRUPT SOURCES,
For the µDMAC, “2 to 6” → “2 to 6*2”.
INTERRUPT VECTORS, AND
Added the footnote of *2.
INTERRUPT CONTROL REGISTERS.
USB function 2
■ Content of USB Interruption Factor
USB function 2
Added the “ * ” and its footnote.
USB function 3
Deleted the VOFF, VON.
■ PERIPHERAL RESOURCES
5. Multifunction timer
• 8/16-bit PPG timer
PPG control register (PPGC0 to PPGC3) →
PPG operation mode control register (PPGC0 to
PPGC3)
PPG clock control register (PCS01, PCS23) →
PPG output control register (PPG01, PPG23)
38
• PWC timer
Ratio of dividing frequency control register (DIVR) →
PWC ratio of dividing frequency control register
(DIVR)
41
6. UART
Serial input/output register (SIDR0, SIDR1/SODR0,
SODR1) → Serial input/output data register (SIDR0,
SIDR1/SODR0, SODR1)
Serial data register (SSR0, SSR1) → Serial status
register (SSR0, SSR1)
45
8. I2C Interface
I2C bus clock selection register (ICCR0) → I2C bus
clock control register (ICCR0)
47
9. USB Function
Deleted the following list;
• Capable of detection of connection and
disconnection by monitoring the USB bus power line.
Changed the register list in UDC control register
(UDCC) and EP0 control register (EP0C).
48
Changed the register list in Time stamp register
(TMSP), UDC status register (UDCS), and UDC
Interrupt enable register (UDCIE).
49
For EP0O status register (EP0OS), changed to
“Reserved” for the bit8 and bit7 and changed the
initial value.
For EP1 status register (EP1S), changed to
“Reserved” for the bit12 and changed (R/W) to (R) in
the bit8 to bit0.
For EP2/3/4/5 status register (EP2S to EP5S),
changed to “Reserved” for bit12, bit8, bit7, (R/W) to
(R) for the bit6 to bit0, and changed the initial values.
51
10. USB Mini-HOST
Deleted all of the “USB” from the register names.
Changed the “USB retry timer setting register 0/1/2
(HRTIMER)” to “Retry timer setting register
(HRTIMER)”.
(Continued)
87
MB90335 Series
(Continued)
Page
52
Section
■ PERIPHERAL RESOURCES
10. USB Mini-HOST
Change Results
Deleted all of the “USB” from the register names.
Changed the “USB EOF setting register 0/1 (HEOF)”
to “EOF setting register (HEOF)”.
Changed the “USB token end point register
(HTOKEN)” to “Host token end point register
(HTOKEN)”.
65
19. 512 Kbits flash memory
Flash memory control register (FMCS) → Flash
memory control status register (FMCS)
68
■ ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
For “L” level average output current,
IOLAV “3” → IOLAV1 “4”, IOLAV2 “15/4.5”
For “L" level maximum total output current,
ΣIOL “60” → ΣIOL “100”
For “L” level average total output current,
ΣIOLAV “30” → ΣIOLAV “50”
For “H” level average output current,
IOHAV “ − 3” → IOHAV1 “ − 4”, IOHAV2 “ − 15/ − 4.5”
For “H” level maximum total output current,
ΣIOH “ − 60” → ΣIOH “ − 100”
For “H” level average total output current,
ΣIOHAV “ − 30” → ΣIOHAV “ − 50”
Changed the footnote *3 “Applicable to pins :
P60 to P67, VBUS” to “Applicable to pins : P60 to
P67, UTEST”
69
Changed the “VBUS” to “UTEST” in the footnote
*4 “ • Note that analog system input/output pins other
than P60 to P67, DVP,DVM, HVP, HVM, UTEST,
HCON”.
70
2. Recommended Operating Conditions
Deleted the “Series resistance”.
Changed the “VBUS” to “UTEST” in the footnote.
72
3. DC Characteristics
Added the “USB I/O output impedance”.
76
4. AC Characteristics
(3) Power-on reset
Changed the minimum value of the “Power supply
rising time” : “⎯” → “0.05”
78
(5) I2C timing
Added “*4” to the minimum value in the “Data setup
time SDA ↓↑→ SCL↑ ” Added the footnote :
*4 : Refer to “ • Note of SDA, SCL set-up time”.
81
5. USB characteristics
For the symbol of parameter, Output resistance of
Output characteristics → Output impedance of Output characteristics.
Added the “Series resistance”.
Changed the figures of “ • Load condition
(Full Speed)” and “ • Load condition (Low Speed)”
82
84
■ ORDERING INFORMATION
Added the MB90V330A.
The vertical lines marked in the left side of the page show the changes.
88
MB90335 Series
MEMO
89
MB90335 Series
MEMO
90
MB90335 Series
MEMO
91
MB90335 Series
FUJITSU LIMITED
All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with sales representatives before
ordering.
The information, such as descriptions of function and application
circuit examples, in this document are presented solely for the
purpose of reference to show examples of operations and uses of
Fujitsu semiconductor device; Fujitsu does not warrant proper
operation of the device with respect to use based on such
information. When you develop equipment incorporating the
device based on such information, you must assume any
responsibility arising out of such use of the information. Fujitsu
assumes no liability for any damages whatsoever arising out of
the use of the information.
Any information in this document, including descriptions of
function and schematic diagrams, shall not be construed as license
of the use or exercise of any intellectual property right, such as
patent right or copyright, or any other right of Fujitsu or any third
party or does Fujitsu warrant non-infringement of any third-party’s
intellectual property right or other right by using such information.
Fujitsu assumes no liability for any infringement of the intellectual
property rights or other rights of third parties which would result
from the use of information contained herein.
The products described in this document are designed, developed
and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You
must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.
Exportation/release of any products described in this document
may require necessary procedures in accordance with the
regulations of the Foreign Exchange and Foreign Trade Control
Law of Japan and/or US export control laws.
The company names and brand names herein are the trademarks or
registered trademarks of their respective owners.
Edited
Strategic Business Development Dept.
Similar pages