ds91360-ds07-16401-4e.pdf

FUJITSU SEMICONDUCTOR
DATA SHEET
DS07-16401-4E
32-bit RISC Microcontroller
CMOS
FR50 MB91360G Series
MB91FV360GA/F362GB/F369GA/F364G/F365GB/
F367GB/F366GB/F368GB/366GA/F376G
■ DESCRIPTION
The MB91360G series is a standard microcontroller containing a wide range of I/O peripherals and bus control
functions. The MB91360G series features a 32-bit RISC CPU (FR50) core and is suitable for embedded control
applications requiring high-performance and high-speed CPU processing. Also, Internal memories to improve
the execution speed of the CPU.
■ FEATURES
• Execution time : down to 15.6 ns (64 MHz)
(Continued)
■ PACKAGES
401-pin Ceramics PGA
208-pin plastic QFP
(PGA-401C-A02)
(FPT-208P-M04)
160-pin plastic QFP
120-pin plastic LQFP
(FPT-160P-M15)
(FPT-120P-M21)
MB91360G Series
• FR50 CPU : RISC architecture
The CPU has a general-purpose register architecture with improved numeric implementation whereby a wide
range of delayed branch instructions reduces losses in execution time due to pipeline breaks.
Bit manipulation instructions and memory access instructions have been enhanced resulting in improved code
efficiency and execution speed for control implementation.
• A five-stage pipeline structure provides high-speed processing (one instruction per cycle)
• 32-bit linear address space : 4 Gbytes
• Fixed 16-bit instruction size (basic instructions)
• High-speed multiplication/step division
• High-speed interrupt processing (6 cycles)
• General-purpose registers : 16 × 32 bits
• External bus interface unit with a wide range of functions
Divides the external memory space into a maximum of eight areas. Chip select signal setting, data bus width
selection (8, 16, 32-bit) , and area size can be specified for each area.
• Address bus up to 32 bit wide
• Programmable auto-wait function
• DMAC
Direct memory access (DMA) can be used to perform various types of data transfer without going via the CPU.
This improves system performance.
• Eight channels (including up to 3 external channels)
• Four transfer modes supported : single/block, burst, continuous transfer, and fly-by
• Power consumption control mechanisms
The MB91360G series contains a number of functions for controlling the operating clock to reduce power
consumption.
• Software control : Sleep and stop/real time clock functions
• Hardware control : Hardware standby function
• Gear (divider) function : The CPU and peripheral clock frequencies can be set independently.
• Contains a range of peripheral functions
• UART, U-timer
• Real Time Clock (with optional subclock operation and subclock calibration module)
• Stepper Motor Control
• Sound Generator
• Serial I/O (SIO) , SIO-Prescaler
• Power Down Reset
• Alarm Comparator
• I/O-Timer
• I2C Interface
• 10-bit D/A Converter
• CAN Interface
• 10-bit A/D converter
• 16-bit reload timer
• 16-bit PWM timer
• Watchdog timer
• Bit search module
• Interrupt controller
• External interrupt inputs
• I/O port function
• Interrupt levels
“16 maskable interrupt levels”
(Continued)
2
MB91360G Series
(Continued)
• Other
• Power supply voltage
• 5 V power supply used, the internal regulator creates internal supply of 3.3 V
• Package : MB91FV360GA uses a PGA401 package, MB91F362GB is delivered in a QFP208 package, and
MB91F369GA in QFP160 package.
MB91F364G, MB91F365GB, MB91F366GB, MB91F367GB, MB91F368GB, MB91366GA and MB91F376G
will be delivered in an LQFP120 package.
(See also section ■ PACKAGE DIMENSIONS. )
3
MB91360G Series
■ PRODUCT LINEUP
MB91FV360GA, MB91F362GB, MB91F364G, MB91F369GA
Resource Channels
MB91FV360GA
MB91F362GB
Memory Size
Cache/Instruction RAM
MB91F369GA
4 KB / 4 KB
- / 4 KB
-/-
- / 4 KB
D-bus RAM
16 KB
12 KB
12 KB
16 KB
F-bus RAM
16 KB
4 KB
4 KB
16 KB
Flash/ROM
(F-bus)
512 KB
Fast Flash
512 KB
Normal Flash
256 KB
Fast Flash
512 KB
Fast Flash
Boot ROM
2 KB
2 KB
2 KB
2 KB
⎯
⎯
1
⎯
CAN
4 ch
3 ch
1 ch
2 ch
Stepper Motor Control
4 ch
4 ch
⎯
⎯
Sound Generator
1 ch
1 ch
⎯
1 ch
PPG
8 ch
8 ch
4 ch
4 ch
Input Capture
4 ch
4 ch
4 ch
⎯
Output Compare
4 ch
4 ch
4 ch
⎯
Free Running Timer
2 ch
2 ch
2 ch
⎯
D/A Converter
2 ch
2 ch
2 ch
⎯
A/D Converter
16 ch
16 ch
12 ch
10 ch
400 kHz I2C interface
1 ch
1 ch
1 ch
1 ch
Alarm Comparator
1 ch
1 ch
⎯
1 ch
SIO/SIO Prescaler
2 ch
2 ch
1 ch
2 ch
UART/U-Timer
3 ch
3 ch
1 ch
1 ch
⎯
⎯
2 ch
⎯
16-bit Reload Timer
6 ch
6 ch
3 ch
6 ch
Ext. Interrupt
8 ch
8 ch
8 ch
8 ch
Non Maskable Interrupt
1
⎯
1
⎯
Real Time Clock
1
1
1
1
32 kHz Subclock Option for RTC
yes
no
yes
no
Subclock Calibration
yes
no
yes
no
LED Port
8 bit
8 bit
8 bit
⎯
Power Down Reset
1
1
⎯
1
Bit Search Module
1
1
1
1
Watchdog Timer
1
1
1
1
Ext. Address Bus
32 bit
21 bit
⎯
up to 24 bit
Ext. Data Bus
32 bit
32 bit
⎯
32 bit
Ext. DMA
3 ch
1 ch
⎯
1 ch
64 MHz
64 MHz
64 MHz
64 MHz
EDSU
USART with LIN Function
Max Operating Frequency
4
MB91F364G
MB91360G Series
MB91F365GB, MB91F366GB, MB91366GA, MB91F367GB, MB91F368GB
Resource Channels
MB91F366GB
MB91F365GB
MB91F367GB MB91F368GB
Memory Size
MB91366GA
Cache/Instruction RAM
MB91F376G
- / 4 KB
- / 4 KB
- / 4 KB
- / 4 KB
- / 4 KB
D-bus RAM
16 KB
16 KB
16 KB
16 KB
16 KB
F-bus RAM
16 KB
16 KB
16 KB
16 KB
16 KB
Flash/ROM
(F-bus)
512 KB
Fast Flash
512 KB
Normal Flash
512 KB
Fast Flash
512 KB
Fast Flash
768 KB
Fast Flash
Boot ROM
2 KB
2 KB
2 KB
2 KB
2 KB
⎯
⎯
⎯
⎯
⎯
CAN
2 ch
2 ch
2 ch
2 ch
2 ch
Stepper Motor Control
4 ch
4 ch
⎯
⎯
4 ch
Sound Generator
1 ch
1 ch
⎯
⎯
1 ch
PPG
8 ch
8 ch
4 ch
4 ch
8 ch
Input Capture
4 ch
4 ch
4 ch
4 ch
4 ch
Output Compare
2 ch
2 ch
2 ch
2 ch
2 ch
Free Running Timer
2 ch
2 ch
2 ch
2 ch
2 ch
D/A Converter
2 ch
⎯
⎯
⎯
⎯
A/D Converter
8 ch
8 ch
8 ch
8 ch
8 ch
I2C 400kHz
1 ch
1 ch
1 ch
1 ch
1 ch
Alarm Comparator
1 ch
1 ch
1 ch
1 ch
1 ch
SIO/SIO Prescaler
2 ch
2 ch
2 ch
2 ch
2 ch
UART/U-Timer
2 ch
2 ch
1 ch
1 ch
2 ch
⎯
⎯
⎯
⎯
⎯
16-bit Reload Timer
6 ch
6 ch
3 ch
3 ch
6 ch
Ext. Interrupt
8 ch
8 ch
8 ch
8 ch
8 ch
Non Maskable Interrupt
⎯
⎯
⎯
⎯
⎯
Real Time Clock
1
1
1
1
1
32 kHz Subclock Option for
RTC
no
yes
no
yes
yes
Subclock Calibration
no
yes
no
yes
yes
LED Port
⎯
⎯
⎯
⎯
⎯
Power Down Reset
1
1
1
1
1
Bit Search Module
1
1
1
1
1
Watchdog Timer
1
1
1
1
1
Ext. Address Bus
⎯
⎯
⎯
⎯
⎯
Ext. Data Bus
⎯
⎯
⎯
⎯
⎯
Ext. DMA
⎯
⎯
⎯
⎯
⎯
64 MHz
64 MHz
64 MHz
64 MHz
64 MHz
EDSU
USART with LIN function
Max Operating Frequency
5
MB91360G Series
■ PIN ASSIGNMENTS
• MB91FV360GA
(BOTTOM VIEW)
23
24
69
119
174
230
173
118
68
22
117
67
21
66
170
115
65
19
169
114
64
18
113
63
17
167
112
62
16
166
111
61
15
165
110
60
14
109
59
13
163
108
58
12
162
107
57
161
106
344
389
243
296
345
390
346
393
377
394
350
376
395
351
375
396
374
397
304
353
398
373
354
399
372
355
400
371
401
370
308
357
368
369
321
270
320
269
214
158
105
367
157
56
156
318
155
317
154
316
153
315
152
314
151
313
150
49
(PGA-401C-A02)
312
149
311
148
147
45
1
39
87
139
40
88
140
41
89
141
42
90
142
43
91
143
44
92
144
201
202
146
93
86
200
257
258
203
94
46
2
310
38
138
199
256
309
259
204
95
47
3
358
260
205
96
48
4
359
261
206
97
5
360
262
207
98
50
6
361
263
208
99
51
7
362
264
209
100
52
8
363
265
210
101
53
9
364
266
211
102
54
10
365
267
212
103
55
11
319
268
213
104
366
137
198
255
37
85
197
254
307
356
136
196
253
306
36
84
195
252
305
83
194
251
35
135
193
250
303
352
82
192
249
302
34
134
191
248
301
81
133
190
247
300
349
132
189
246
299
348
188
245
298
392
378
244
297
391
379
215
159
6
343
388
242
295
187
347
322
271
216
342
387
241
294
131
186
323
272
217
160
341
386
240
293
185
324
273
218
340
385
239
292
184
80
130
325
274
219
339
384
238
291
183
79
129
326
275
220
338
383
237
290
182
78
128
327
276
221
164
337
382
236
289
181
77
127
33
328
277
222
235
288
180
76
126
32
329
278
223
179
75
125
31
330
279
224
336
381
74
124
30
331
280
225
168
234
29
332
281
226
335
73
123
178
287
28
333
282
227
177
286
380
122
233
232
27
72
71
121
176
285
334
283
228
171
116
20
229
172
175
231
284
70
120
26
25
145
INDEX
MB91360G Series
• MB91F362GB
(TOP VIEW)
156
CAN
PPG
SIO
Sound
I2C Gen. XTAL + PLL
Mode
OCU
SIN2
SOT1
SIN1
SOT0
SIN0
RX2
TX2
RX1
TX1
RX0
TX0
VSS
VDD
OCPA7
OCPA6
OCPA5
OCPA4
OCPA3
OCPA2
OCPA1
OCPA0
SCK3
SOT3
SIN3
SCK4
SIN4
SOT4
SCL
SDA
SGA
SGO
VCI
CPO
VSS
X1A
X0A
X1
X0
VDD
SELCLK
MONCLK
INITX
HSTX
MD2
MD1
MD0
VSS
OUT3
OUT2
OUT1
OUT0
IN3
UART
105
104
PL [7:0]
PJ [7:0]
PR [7:0]
PI [6:0]
PS [7:0]
PB [2:0]
PG [7:0]
P3 [7:0]
1
P4 [7:0]
P5 [7:0]
P6 [4:0] P7 [4:6]
P8 [7:0]
P9 [7:0]
Ext. Bus Address
Chip
Select
Ext. Bus Control
ADC
DMA
PH [7:0]
DAC
P0 [7:0]
P1 [7:0]
P2 [7:0]
INDEX
208
ICU
PN [5:0] PM [3:0]
Ext. Interrupt
PO [7:0]
LED
PP [5:0]
PK [7:0]
PQ [5:0]
IN2
IN1
IN0
INT7
INT6
INT5
INT4
INT3
INT2
INT1
INT0
VSS
VDD
LED7
LED6
LED5
LED4
LED3
LED2
LED1
LED0
LTESTX
CPUTESTX
TESTX
ATGX
VDD
VSS
ALARM
DA1
DA0
AVSS
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
AVRH
AVCC
DEOP0
DACK0
DREQ0
AN15
AN14
AN13
AN12
AN11
AN10
AN9
AN8
ADC
SOT2
VSS
VCC3C
VDD
HVSS
PWM1P0
PWM1M0
PWM2P0
PWM2M0
HVDD
PWM1P1
PWM1M1
PWM2P1
PWM2M1
HVSS
PWM1P2
PWM1M2
PWM2P2
PWM2M2
HVDD
PWM1P3
PWM1M3
PWM2P3
PWM2M3
HVSS
VDD35
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
VDD35
VSS
D15
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
VDD35
VSS
A16
A17
A18
A19
A20
CS4X
CS5X
CS6X
RDY
BGRNTX
BRQ
RDX
WR0X
WR1X
WR2X
WR3X
AS
ALE
CLK
AH
CS0X
CS1X
CS2X
CS3X
VDD35
VSS
Ext. Bus Data
SMC
157
53
52
Chip
Select
(FPT-208P-M04)
7
MB91360G Series
• MB91F364G
(TOP VIEW)
CAN
PPG
USART
PR4
ATGX
CPUTESTX
PR5
TESTX
PR6
VSS
VDD
OUT3
OUT2
LED0
OUT1
Port L
PR7
VSS
VDD
LED1
LED3
VSS
LED4
Port J
LED2
OUT0
IN3
IN2
IN1
IN0
LED5
VSS
LED6
VDD
INT7
LED7
VSS
VDD
PO4
PO6
PO7
Port K
Port O
PO5
INT6
INT5
INT4
INT3
INT2
INT1
DA0
INT0
VSS
DA1
VSS
VDD
X0
VDD
X0A
X1A
VSS
MONCLK
VDD
NMIX
SELCLK
SIN0
X1
HSTX
SCL
SOT0
SDA
VSS
VDD
PM PQ
AN11
AN9
AN10
AN6
AN7
AN8
AVSS, AVRL
AVRH
AVCC
AN5
AN4
AN2
AN3
PG
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
AN0
Port H
I2C UART
(FPT-120P-M21)
32kHz
OCU
MD1
MD0
PR3
Port R
PR1
PR2
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
ICU
INITX
External interrupt
VCC3C
VDD
VCC3C
VDDI
VSS
VDDI
VDDI
P.P
MD2
ADC
8
VDD
BREAKX
RX0
VSS
OCPA0
Port O
PR0
4 MHz
Port T
TX0
OCPA3
OCPA2
OCPA1
SIN5
VSS
SCK5
SCK6
SOT6
SOT5
VDD
SIN6
SIN3
VSS
SOT3
SCK3
LTESTX
Port N
VDD
2 AN1
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
VSS
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64 (#)
63
62
61
SIO
MB91360G Series
• MB91F369GA
(TOP VIEW)
Osci. PPG
UART CAN
SIO
81
125
77
76
75
127
74
PK [7:0]
126
128
129
130
131
73
72
71
70
132
69
133
68
134
67
135
66
136
65
137
64
138
63
139
62
140
61
141
60
142
59
58
P13
143
144
145
57
56
55
PG [1:0]
146
147
148
149
150
54
53
52
51
50
152
49
PH [7:0]
151
153
154
155
48
47
46
45
156
44
157
P9 [0:1]
P7 [6:4] P8 [3,1,2]
P9 [3:7]
158
159
43
42
PB [2:0]
41
40
39
38
36
35
37
33
34
32
31
30
28
29
27
25
26
24
23
21
22
20
19
18
17
16
15
14
13
12
11
10
7
9
8
5
6
4
3
2
160
SOT4
SCL
SDA
SGA
SGO
INT7
INT6
INT5
INT4
INT3
INT2
INT1
INT0
VSS
VDD
LTESTX
CPUTESTX
TESTX
INITX
HSTX
MD2
MD1
MD0
ATGX
VDD
VSS
ALARM
AN9
AN8
AN7
AN6
AN5
AN4
AN3
AN2
AN1
AN0
AVSS
AVCC
AVRH
I2C
Sound
Gen.
124
79
78
Ext.Interrupt
PN [5:0]
123
Mode
PP [3:0]
PM [3:0]
PQ [1:0]
P0 [3:0]
122
ADC
82
84
83
86
85
88
87
89
91
90
92
94
93
95
96
97
98
99
101
100
103
102
105
104
106
107
108
111
109
110
112
113
114
116
115
117
119
118
80
121
1
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
VDD35
VSS
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
VDD35
VSS
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
VDD35
CLK
VSS
A12
A13
A14
A15
A16
A17
A18
A19
A20
VDD35
VSS
CS4X
CS5X
CS6X
RDX
BGRNTX
BRQ
AS
ALE
AH
CS0X
CS1X
CS2X
CS3X
DREQ0
DACX0
DEOP0
VSS
VDD35
Ext. Bus Data
120
VSS
VDD35
RDY
WR0X
WR1X
WR2X
WR3X
VSS
VDD35
VSS
MONCLK
VDD
VSS
X1
X0
VDD
OCPA3
OCPA2
OCPA1
OCPA0
VSS
VDD
SOT0
SIN0
RX1
TX1
RX0
TX0
VSS
VCC3C
VDDI
VDDI
VDDI
VDDI
VSS
SCK3
SOT3
SIN3
SCK4
SIN4
Ext. Bus Control
Ext. Bus Address
Chip
Select
Ext. Bus Chip DMA
Control Select
(FPT-160P-M15)
9
MB91360G Series
• MB91F365GB
(TOP VIEW)
SOT4
VSS
VDD
63
SIN3
66
62
SOT3
67
SCK4
VSS
SCK3
69
68
SIN4
OCPA0
70
64
OCPA1
72
71
61
INITX
PG3
91
60
92
59
MD2
PG5
93
58
MD1
VDD
94
57
MD0
HVSS
95
56
VDD
PWM1P0
96
55
OUT1
PWM1M0
97
54
OUT0
PWM2P0
98
53
IN3
PWM2M0
99
52
IN2
HVDD
100
PWM1P1
101
51
50
IN1
IN0
PWM1M1
102
49
VSS
PWM2P1
103
48
VCC3C
PWM2M1
104
47
VDD
105
46
INT7
INT6
HVSS
PWM1P2
106
45
PWM1M2
107
44
INT5
PWM2P2
108
43
INT4
PWM2M2
109
42
INT3
HVDD
110
41
INT2
INT1
PWM1P3
111
40
PWM1M3
112
39
INT0
PWM2P3
113
38
MONCLK
PWM2M3
114
37
VSS
HVSS
115
36
X1
VDD
116
35
X0
PJ0
117
34
VDD
CPUTESTX
SOUND
28
29
30
DA1
ALARM
VSS
27
DA0
26
23
AN4
AN7
22
AN3
24
21
AN2
25
20
AN1
(FPT-120P-M21)
AN6
18
19
AVSS
AN0
ADC
I2C
AN5
16
VSS
17
15
VDD
AVRH
14
SCL
AVCC
12
13
SDA
SGA
8
VDD
VSS
10
11
7
PI3
SGO
6
PJ7
9
5
PJ6
BOOT
4
31
3
120
PJ5
TESTX
PJ3
PJ4
32
2
33
119
1
118
VSS
PJ1
PJ2
Digital I/O-Ports
10
65
OCPA2
74
73
OCPA5
OCPA4
OCPA3
75
OCPA7
OCPA6
77
76
RX0
TX0
79
RX1
VDD
TX1
VSS
82
80
SIN0
83
81
SOT0
85
84
86
PG0
SOT1
SIN1
88
87
PG2
PG1
90
89
SIO
PWM
PG4
VDD
SMC
CAN
UART
78
Digital I/O-Ports
DAC
OCU
ICU
ext. Int.
4 MHz Osc.
MB91360G Series
• MB91F366GB/MB91F376G
(TOP VIEW)
VSS
VDD
61
SOT4
SIN3
66
63
SOT3
67
62
VSS
SCK3
69
68
SCK4
OCPA0
70
SIN4
OCPA1
72
71
64
OCPA2
74
65
OCPA5
OCPA4
OCPA3
75
OCPA7
OCPA6
77
76
RX0
TX0
79
78
82
RX1
VDD
83
TX1
VSS
84
80
SIN0
85
81
SIN1
SOT0
86
PG0
SOT1
88
87
PG1
PG2
90
89
SIO
INITX
PG3
91
60
PG4
92
59
MD2
PG5
93
58
MD1
VDD
94
57
MD0
HVSS
95
56
VDD
PWM1P0
96
55
OUT1
PWM1M0
97
54
OUT0
PWM2P0
98
53
IN3
PWM2M0
99
52
IN2
HVDD
100
PWM1P1
101
51
50
IN1
IN0
OCU
PWM1M1
102
49
VSS
PWM2P1
103
48
VCC3C
PWM2M1
104
47
VDD
105
46
INT7
INT6
HVSS
PWM1P2
106
45
PWM1M2
107
44
INT5
PWM2P2
108
43
INT4
PWM2M2
109
42
INT3
HVDD
110
41
PWM1P3
111
40
INT2
INT1
PWM1M3
112
39
INT0
PWM2P3
113
38
MONCLK
PWM2M3
114
37
HVSS
VDD
115
36
VSS
X1
116
35
X0
Digital I/O-Ports
28
29
30
X1A
VSS
27
X0A
ALARM
26
23
AN4
AN7
22
AN3
24
21
AN2
25
20
AN1
ADC
AN6
18
19
AVSS
AN0
I2C
AN5
16
17
15
VSS
AVCC
14
VDD
AVRH
12
13
SCL
SGA
Sound
SDA
10
11
7
8
PI3
VDD
VSS
SGO
6
9
5
BOOT
PJ7
TESTX
31
PJ6
32
120
4
119
PJ3
3
PJ2
PJ4
CPUTESTX
PJ5
VDD
33
2
34
118
1
117
PJ1
VSS
PJ0
VDD
SMC
PWM
CAN
73
UART
Digital I/O-Ports
ICU
ext. Int.
4 MHz Osc.
32 kHz Osc.
(FPT-120P-M21)
11
MB91360G Series
• MB91F367GB
(TOP VIEW)
SOT4
VSS
VDD
63
SIN3
66
62
SOT3
67
SCK4
VSS
SCK3
SIN4
OCPA0
69
68
64
OCPA1
70
65
OCPA2
72
71
73
PO5
PO4
OCPA3
74
61
INITX
PG3
91
60
PG4
92
59
MD2
PG5
93
58
MD1
VDD
94
57
MD0
VSS
95
56
VDD
PR0
96
55
OUT1
PR1
97
54
OUT0
PR2
98
53
IN3
PR3
99
52
IN2
HVDD
100
PR4
101
51
50
IN1
IN0
PR5
102
49
VSS
PR6
103
48
VCC3C
PR7
104
47
VDD
VSS
105
46
INT7
INT6
PS0
106
45
PS1
107
44
INT5
PS2
108
43
INT4
PS3
109
42
INT3
OCU
ICU
ext. Int.
HVDD
110
41
INT2
PS4
111
40
INT1
PS5
112
39
INT0
PS6
113
38
MONCLK
VSS
PS7
114
37
VSS
115
36
X1
VDD
116
35
X0
26
27
28
29
30
NC
NC
ALARM
VSS
23
AN7
22
AN3
AN4
24
21
AN2
25
20
AN1
(FPT-120P-M21)
ADC
AN6
18
19
AVSS
AN0
I2 C
AN5
16
17
AVCC
15
AVRH
14
11
PM1
VSS
10
PM0
VDD
9
12
8
VDD
VSS
13
7
PI3
SCL
6
SDA
5
BOOT
PJ6
31
PJ7
120
4
TESTX
PJ3
3
32
PJ4
119
PJ5
CPUTESTX
PJ2
2
VDD
1
34
33
VSS
117
118
VDD
PJ0
PJ1
Digital I/O-Ports
12
SIO
75
PO7
PO6
77
76
RX0
TX0
79
RX1
VDD
TX1
VSS
82
80
SIN0
83
81
SOT0
85
84
86
PG0
PQ3
PQ2
88
87
PG2
PG1
90
89
PWM
CAN
UART
78
Digital I/O-Ports
4 MHz Osc.
MB91360G Series
• MB91F368GB
(TOP VIEW)
VSS
VDD
61
SOT4
SIN3
66
63
SOT3
67
62
VSS
SCK3
69
68
SCK4
OCPA0
70
SIN4
OCPA1
72
71
64
OCPA2
74
73
PO5
PO4
OCPA3
75
PO7
PO6
77
76
RX0
TX0
79
RX1
VDD
TX1
VSS
82
80
SIN0
83
81
SOT0
85
84
86
PG0
PQ3
PQ2
88
87
PG2
PG1
90
89
SIO
PWM
65
CAN
UART
78
Digital I/O-Ports
INITX
PG3
91
60
PG4
92
59
MD2
PG5
93
58
MD1
VDD
94
57
MD0
VSS
95
56
VDD
PR0
96
55
OUT1
PR1
97
54
OUT0
PR2
98
53
IN3
PR3
99
52
IN2
HVDD
100
51
PR4
101
50
IN1
IN0
PR5
102
49
VSS
PR6
103
48
VCC3C
PR7
104
47
VDD
VSS
105
46
INT7
INT6
PS0
106
45
PS1
107
44
INT5
PS2
108
43
INT4
PS3
109
42
INT3
HVDD
110
41
INT2
PS4
111
40
INT1
PS5
112
39
INT0
PS6
113
38
MONCLK
PS7
114
37
VSS
VSS
115
36
X1
VDD
116
35
X0
Digital I/O-Ports
27
28
29
30
X0A
X1A
ALARM
VSS
26
23
AN4
AN7
22
AN3
24
21
AN2
25
20
AN1
ADC
AN6
18
19
AVSS
AN0
I2C
AN5
16
17
AVRH
15
AVCC
14
11
PM1
VSS
10
PM0
VDD
9
12
8
VDD
VSS
13
7
PI3
SCL
6
SDA
5
BOOT
PJ7
31
PJ6
120
4
TESTX
PJ3
3
32
PJ5
119
PJ4
CPUTESTX
PJ2
2
VDD
33
1
34
118
VSS
117
PJ1
VDD
PJ0
OCU
ICU
ext. Int.
4 MHz Osc.
32 kHz
Osc.
(FPT-120P-M21)
13
MB91360G Series
• MB91366GA
(TOP VIEW)
SOT4
VSS
VDD
SIN3
66
63
SOT3
67
62
VSS
SCK3
69
68
SCK4
OCPA0
70
SIN4
OCPA1
72
71
64
OCPA2
74
61
INITX
PG3
91
60
92
59
MD2
PG5
93
58
MD1
VDD
94
57
MD0
HVSS
95
56
VDD
PWM1P0
96
55
OUT1
PWM1M0
97
54
OUT0
PWM2P0
98
53
IN3
OCU
99
52
IN2
HVDD
100
PWM1P1
101
51
50
IN1
IN0
PWM1M1
102
49
VSS
PWM2P1
103
48
VCC3C
PWM2M1
104
47
VDD
105
46
INT7
INT6
HVSS
PWM1P2
106
45
PWM1M2
107
44
INT5
PWM2P2
108
43
INT4
PWM2M2
109
42
INT3
HVDD
110
41
PWM1P3
111
40
INT2
INT1
PWM1M3
112
39
INT0
PWM2P3
113
38
MONCLK
PWM2M3
114
37
HVSS
115
36
VSS
X1
VDD
116
35
X0
26
27
28
29
30
X0A
X1A
ALARM
VSS
23
AN4
AN7
22
AN3
24
21
AN2
25
20
AN1
(FPT-120P-M21)
ADC
AN6
18
19
AVSS
AN0
I2C
AN5
16
17
15
VSS
AVCC
14
VDD
AVRH
12
13
SCL
SGA
Sound
SDA
10
11
7
8
PI3
VDD
VSS
SGO
6
9
5
BOOT
PJ7
31
PJ6
120
4
TESTX
PJ3
3
32
PJ4
119
PJ5
CPUTESTX
PJ2
2
33
1
34
118
VSS
117
PJ1
VDD
PJ0
VDD
Digital I/O-Ports
14
65
OCPA5
OCPA4
OCPA3
75
OCPA7
OCPA6
77
76
RX0
TX0
79
78
82
RX1
VDD
83
TX1
VSS
84
80
SIN0
85
81
SIN1
SOT0
86
PG0
SOT1
88
87
PG1
PG2
90
89
SIO
PG4
PWM2M0
SMC
PWM
CAN
73
UART
Digital I/O-Ports
32 kHz Osc.
ICU
ext. Int.
4 MHz Osc.
MB91360G Series
■ PIN DESCRIPTIONS
•MB91FV360GA I/O Pins and Their Functions
General
Pin No.
Pin Name
I/O
Circuit Type
Purpose I/O Port
Function
1
D18
I/O
⎯
Q
Ext. Bus Data Bit 18
2
D11
I/O
⎯
Q
Ext. Bus Data Bit 11
3
D2
I/O
⎯
Q
Ext. Bus Data Bit 2
4
Not Connected
5
HVSS
⎯
⎯
⎯
⎯
6
HVDD5B
⎯
⎯
⎯
⎯
7
PWM2M1
I/O
PR7
M
SMC 1
8
PWM1M1
I/O
PR5
K
SMC 1
9
PWM1P0
I/O
PR0
K
SMC 0
10
VDD5R
⎯
⎯
⎯
⎯
11
VDD5P
⎯
⎯
⎯
⎯
12
SCK4
I/O
PN2
A
SIO Clock
13
VDD5J
⎯
⎯
⎯
⎯
14
EXRAM
I
⎯
P
Trace Control
15
TWRX
O
⎯
X
Trace Control
16
TAD9
O
⎯
X
Trace Address
17
TAD5
O
⎯
X
Trace Address
18
TAD3
O
⎯
X
Trace Address
19
TDT68
I/O
⎯
W
Trace Data
20
TDT63
I/O
⎯
W
Trace Data
21
TDT57
I/O
⎯
W
Trace Data
22
TDT49
I/O
⎯
W
Trace Data
23
TDT23
I/O
⎯
W
Trace Data
24
TDT16
I/O
⎯
W
Trace Data
25
TDT7
I/O
⎯
W
Trace Data
26
TDT2
I/O
⎯
W
Trace Data
27
ICD0
I/O
⎯
N
ICE Data
28
ICLK
I/O
⎯
L
ICE Clock
29
X0
I
⎯
H
4 MHz Oscillator Pin
30
INTX
I
⎯
U
Initial Pin
31
MD1
I
⎯
T
Mode Pin 1
32
IN3
I/O
PL3
A
ICU Input 3
33
INT3
I/O
PK3
A
Ext. Interrupt 3
(Continued)
15
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
34
AN3
I/O
PH3
B
ADC Input 3
35
DACK2
I/O
PB6
A
DMA Acknowledge 2
36
AN13
I/O
PG5
B
ADC Input 13
37
AN8
I/O
PG0
B
ADC Input 8
38
ALE
I/O
P91
A
Ext. Bus Control
39
WR1X
I/O
P85
S
Ext. Bus Control
40
RDX
I/O
P83
S
Ext. Bus Control
41
CS7X
I/O
⎯
A
Chip Select 7 (CAN)
42
A26
I/O
⎯
Q
Ext. Bus Address Bit 26
43
A20
I/O
⎯
Q
Ext. Bus Address Bit 20
44
A12
I/O
⎯
Q
Ext. Bus Address Bit 12
45
D21
I/O
⎯
Q
Ext. Bus Data Bit 21
46
D16
I/O
⎯
Q
Ext. Bus Data Bit 16
47
D13
I/O
⎯
Q
Ext. Bus Data Bit 13
48
D7
I/O
⎯
Q
Ext. Bus Data Bit 7
49
D3
I/O
⎯
Q
Ext. Bus Data Bit 3
50
VSS
⎯
⎯
⎯
⎯
51
PWM2P2
I/O
PS2
K
SMC 2
52
PWM2P1
I/O
PR6
K
SMC 1
53
PWM1P1
I/O
PR4
K
SMC 1
54
Function
Not Connected
55
SIN1
I/O
PQ2
A
UART 1 Input
56
TX3
I/O
PP6
Q
CAN 3 TX
57
SOT3
I/O
PN4
A
SIO Output
58
SOT4
I/O
PN0
A
SIO Output
59
Not Connected
60
Not Connected
61
SGO
I/O
PM0
A
Sound Generator SGO
62
TOEX
O
⎯
X
Trace Control
63
TAD8
O
⎯
X
Trace Address
64
TAD2
O
⎯
X
Trace Address
65
TDT67
I/O
⎯
W
Trace Data
66
TDT60
I/O
⎯
W
Trace Data
(Continued)
16
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
67
TDT54
I/O
⎯
W
Trace Data
68
TDT48
I/O
⎯
W
Trace Data
69
TDT26
I/O
⎯
W
Trace Data
70
TDT21
I/O
⎯
W
Trace Data
71
TDT18
I/O
⎯
W
Trace Data
72
TDT12
I/O
⎯
W
Trace Data
73
TDT8
I/O
⎯
W
Trace Data
74
TDT3
I/O
⎯
W
Trace Data
75
ICS2
O
⎯
G
ICE Status
76
VDD5F
⎯
⎯
⎯
⎯
77
RSTX
I
⎯
E
Reset Pin
78
OUT2
I/O
PL6
A
OCU Output 2
79
IN0
I/O
PL0
A
ICU Input 0
80
INT2
I/O
PK2
A
Ext. Interrupt 2
81
AN6
I/O
PH6
B
ADC Input 6
82
AN1
I/O
PH1
B
ADC Input 1
83
AVCC
⎯
⎯
⎯
Analog VCC
84
DEOP0
I/O
PB2
A
DMA EOP 0
85
AN14
I/O
PG6
B
ADC Input 14
86
AN9
I/O
PG1
B
ADC Input 9
87
AS
I/O
P90
A
Ext. Bus Control
88
BRQ
I/O
P82
A
Ext. Bus Control
89
CS6X
I/O
P76
A
Chip Select 6
90
A23
I/O
⎯
Q
Ext. Bus Address Bit 23
91
A17
I/O
⎯
Q
Ext. Bus Address Bit 17
92
A11
I/O
⎯
Q
Ext. Bus Address Bit 11
93
D27
I/O
⎯
Q
Ext. Bus Data Bit 27
94
D22
I/O
⎯
Q
Ext. Bus Data Bit 22
95
D17
I/O
⎯
Q
Ext. Bus Data Bit 17
96
D6
I/O
⎯
Q
Ext. Bus Data Bit 16
97
VDD5S
⎯
⎯
⎯
⎯
98
PWM1M3
I/O
PS5
K
SMC 3
99
PWM2M3
I/O
PS7
M
SMC 3
100
HVDD5A
⎯
⎯
⎯
(Continued)
17
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
101
PWM2P0
I/O
PR2
K
SMC0
102
VCC3C
⎯
⎯
C
Bypass Capacitor Pin
103
SOT1
I/O
PQ3
A
UART 1 Output
104
SIN0
I/O
PQ0
A
UART 0 Input
105
TX1
I/O
PP2
Q
CAN 1 TX
106
OCPA2
I/O
PO2
A
PPG Output
107
SCK3
I/O
PN5
A
SIO Clock
108
SIN4
I/O
PN1
A
SIO Input
109
SCL
I/O
PM3
Y
I2C SCL
110
TCLK
I/O
⎯
W
Trace Control
111
TAD12
O
⎯
X
Trace Address
112
TAD15
O
⎯
X
Trace Address
113
TAD1
O
⎯
X
Trace Address
114
TDT65
I/O
⎯
W
Trace Data
115
TDT59
I/O
⎯
W
Trace Data
116
TDT55
I/O
⎯
W
Trace Data
117
TDT51
I/O
⎯
W
Trace Data
118
TDT42
I/O
⎯
W
Trace Data
119
TDT32
I/O
⎯
W
Trace Data
120
TDT27
I/O
⎯
W
Trace Data
121
TDT22
I/O
⎯
W
Trace Data
122
TDT11
I/O
⎯
W
Trace Data
123
TDT4
I/O
⎯
W
Trace Data
124
ICD3
I/O
⎯
N
ICE Data
125
TDT1
I/O
⎯
W
Trace Data
126
SELCLK
I
⎯
F
Clock Selection
127
NMIX
I
⎯
E
Non maskable Interrupt
128
OUT1
I/O
PL5
A
OCU Output 1
129
IN1
I/O
PL1
A
ICU Input 1
130
INT5
I/O
PK5
A
Ext. Interrupt 5
131
LED4
I/O
PJ4
J
LED Port 4
132
ALARM
I
⎯
D
Alarm Comparator Input
133
AN7
I/O
PH7
B
ADC Input 7
134
AN2
I/O
PH2
B
ADC Input 2
(Continued)
18
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
135
DACK0
I/O
PB1
A
DMA acknowledge 0
136
AN10
I/O
PG2
B
ADC Input 10
137
CS0X
I/O
P94
A
Chip select 0
138
CS3X
I/O
P97
A
Chip select 3
139
BGRNTX
I/O
P81
A
Ext. Bus Control
140
CS4X
I/O
P74
A
Chip select 4
141
A22
I/O
⎯
Q
Ext. Bus Address Bit 22
142
A18
I/O
⎯
Q
Ext. Bus Address Bit 18
143
A14
I/O
⎯
Q
Ext. Bus Address Bit 14
144
A5
I/O
⎯
Q
Ext. Bus Address Bit 5
145
INDEX
⎯
⎯
⎯
Index Pin
146
D30
I/O
⎯
Q
Ext. Bus Data Bit 30
147
D26
I/O
⎯
Q
Ext. Bus Data Bit 26
148
D19
I/O
⎯
Q
Ext. Bus Data Bit 19
149
D10
I/O
⎯
Q
Ext. Bus Data Bit 10
150
D9
I/O
⎯
Q
Ext. Bus Data Bit 9
151
D5
I/O
⎯
Q
Ext. Bus Data Bit 5
152
PWM2M2
I/O
PS3
M
SMC 2
153
PWM1P3
I/O
PS4
K
SMC 3
154
PWM2M0
I/O
PR3
M
SMC 0
155
VSS
⎯
⎯
⎯
⎯
156
SOT2
I/O
PQ5
A
UART 2 Output
157
SOT0
I/O
PQ1
A
UART 0 Output
158
VDD5O
⎯
⎯
⎯
⎯
159
OCPA7
I/O
PO7
A
PPG Output
160
OCPA5
I/O
PO5
A
PPG Output
161
OCPA1
I/O
PO1
A
PPG Output
162
VDD5K
⎯
⎯
⎯
⎯
163
X1A
O
⎯
I
32 kHz Oscillator Pin
164
X0A
I
⎯
I
32 kHz Oscillator Pin
165
SDA
I/O
PM2
Y
I2C SDA
166
TAD10
O
⎯
X
Trace Address
167
TAD11
O
⎯
X
Trace Address
168
TDT66
I/O
⎯
W
Trace Data
(Continued)
19
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
169
TDT61
I/O
⎯
W
Trace Data
170
TDT58
I/O
⎯
W
Trace Data
171
TDT52
I/O
⎯
W
Trace Data
172
TDT45
I/O
⎯
W
Trace Data
173
TDT39
I/O
⎯
W
Trace Data
174
TDT35
I/O
⎯
W
Trace Data
175
TDT31
I/O
⎯
W
Trace Data
176
TDT24
I/O
⎯
W
Trace Data
177
TDT15
I/O
⎯
W
Trace Data
178
TDT14
I/O
⎯
W
Trace Data
179
TDT10
I/O
⎯
W
Trace Data
180
ICD1
I/O
⎯
N
ICE Data
181
ICD2
I/O
⎯
N
ICE Data
182
HSTX
I
⎯
E
Hardware Standby
183
OUT3
I/O
PL7
A
OCU Output 3
184
OUT0
I/O
PL4
A
OCU Output 0
185
INT6
I/O
PK6
A
Ext. Interrupt 6
186
LED7
I/O
PJ7
J
LED Port 7
187
LED1
I/O
PJ1
J
LED Port 1
188
CPUTESTX
I
⎯
E
Test Input
189
DA1
O
⎯
C
DAC Output
190
AN4
I/O
PH4
B
ADC Input 4
191
DEOP1
I/O
PB5
A
DMA EOP 1
192
DACK1
I/O
PB4
A
DMA Acknowledge 1
193
DREQ0
I/O
PB0
A
DMA Request 0
194
CLK
I/O
P92
A
Ext. Bus Clock
195
AH/BOOT
I/O
P93
A
Ext. Bus Control/Boot Signal
196
CS5X
I/O
P75
A
Chip Select 5
197
A24
I/O
⎯
Q
Ext. Bus Address Bit 24
198
A21
I/O
⎯
Q
Ext. Bus Address Bit 21
199
A15
I/O
⎯
Q
Ext. Bus Address Bit 15
200
A8
I/O
⎯
Q
Ext. Bus Address Bit 8
201
A2
I/O
⎯
Q
Ext. Bus Address Bit 2
202
A0
I/O
⎯
Q
Ext. Bus Address Bit 0
(Continued)
20
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
203
D29
I/O
⎯
Q
Ext. Bus Address Bit 29
204
D25
I/O
⎯
Q
Ext. Bus Address Bit 25
205
D20
I/O
⎯
Q
Ext. Bus Address Bit 20
206
D15
I/O
⎯
Q
Ext. Bus Address Bit 15
207
D4
I/O
⎯
Q
Ext. Bus Address Bit 4
208
HVDD5C
⎯
⎯
⎯
⎯
209
PWM1M2
I/O
PS1
K
SMC2
210
PWM1P2
I/O
PS0
K
SMC2
211
PWM1M0
I/O
PR1
K
SMC0
212
SIN2
I/O
PQ4
A
UART 2 Input
213
RX3
I/O
PP7
Q
CAN 3 RX
214
VSS
⎯
⎯
⎯
⎯
215
RX0
I/O
PP1
Q
CAN 0 RX
216
VDD5N
⎯
⎯
⎯
⎯
217
OCPA4
I/O
PO4
A
PPG Output
218
OCPA0
I/O
PO0
A
PPG Output
219
SIN3
I/O
PN3
A
SIO Input
220
VSS
⎯
⎯
⎯
⎯
221
SGA
I/O
PM1
A
Sound Generator SGA
222
TAD13
O
⎯
X
Trace Address
223
TAD7
O
⎯
X
Trace Address
224
TAD6
O
⎯
X
Trace Address
225
TDT64
I/O
⎯
W
Trace Data
226
TDT56
I/O
⎯
W
Trace Data
227
TDT50
I/O
⎯
W
Trace Data
228
TDT44
I/O
⎯
W
Trace Data
229
TDT41
I/O
⎯
W
Trace Data
230
TDT37
I/O
⎯
W
Trace Data
231
TDT34
I/O
⎯
W
Trace Data
232
TDT30
I/O
⎯
W
Trace Data
233
TDT25
I/O
⎯
W
Trace Data
234
TDT20
I/O
⎯
W
Trace Data
235
TDT9
I/O
⎯
W
Trace Data
236
BREAK
I
⎯
O
ICE Break
(Continued)
21
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
237
ICS1
O
⎯
G
ICE Status
238
ICS0
O
⎯
G
ICE Status
239
MD2
I
⎯
T
Mode Pin 2
240
IN2
I/O
PL2
A
ICU Input 2
241
INT4
I/O
PK4
A
Ext. Interrupt 4
242
LED6
I/O
PJ6
J
LED Port 6
243
LED3
I/O
PJ3
J
LED Port 3
244
Function
Not Connected
245
TESTX
I
⎯
E
Test Input
246
DA0
O
⎯
C
DAC Output
247
AN5
I/O
PH5
B
ADC Input 5
248
AN0
I/O
PH0
B
ADC Input 0
249
AN15
I/O
PG7
B
ADC Input 15
250
CS1X
I/O
P95
A
Chip select 1
251
WR3X
I/O
P87
S
Ext. Bus Control
252
WR2X
I/O
P86
S
Ext. Bus Control
253
DREQ2
I/O
P73
A
DMA Request 2
254
A19
I/O
⎯
Q
Ext. Bus Address Bit 19
255
A13
I/O
⎯
Q
Ext. Bus Address Bit 13
256
A7
I/O
⎯
Q
Ext. Bus Address Bit 7
257
A4
I/O
⎯
Q
Ext. Bus Address Bit 4
258
D31
I/O
⎯
Q
Ext. Bus Data Bit 31
259
D28
I/O
⎯
Q
Ext. Bus Data Bit 28
260
D23
I/O
⎯
Q
Ext. Bus Data Bit 23
261
D14
I/O
⎯
Q
Ext. Bus Data Bit 14
262
D8
I/O
⎯
Q
Ext. Bus Data Bit 8
263
D1
I/O
⎯
Q
Ext. Bus Data Bit 1
264
D0
I/O
⎯
Q
Ext. Bus Data Bit 0
265
266
Not Connected
HVSS
⎯
⎯
267
⎯
⎯
Not Connected
268
VSS
⎯
⎯
⎯
⎯
269
RX2
I/O
PP5
Q
CAN 2 RX
270
RX1
I/O
PP3
Q
CAN 1 RX
(Continued)
22
MB91360G Series
Pin No.
Pin Name
I/O
General
Purpose I/O
Port
Circuit Type
Function
271
VSS
⎯
⎯
⎯
⎯
272
OCPA3
I/O
PO3
A
PPG Output
273
VSS
⎯
⎯
⎯
⎯
274
Not Connected
275
VDD5I
⎯
⎯
⎯
⎯
276
TADSCX
O
⎯
X
Trace Control
277
TCE1X
O
⎯
X
Trace Control
278
TAD4
O
⎯
X
Trace Address
279
TAD0
O
⎯
X
Trace Address
280
TDT62
I/O
⎯
W
Trace Data
281
TDT53
I/O
⎯
W
Trace Data
282
TDT47
I/O
⎯
W
Trace Data
283
TDT43
I/O
⎯
W
Trace Data
284
TDT36
I/O
⎯
W
Trace Data
285
TDT33
I/O
⎯
W
Trace Data
286
TDT28
I/O
⎯
W
Trace Data
287
TDT19
I/O
⎯
W
Trace Data
288
TDT13
I/O
⎯
W
Trace Data
289
TDT6
I/O
⎯
W
Trace Data
290
TDT5
I/O
⎯
W
Trace Data
291
X1
O
⎯
H
4 MHz Oscillator Pin
292
MONCLK
O
⎯
G
Clock Output for test purposes
293
MD0
I
⎯
T
Mode Pin 0
294
INT7
I/O
PK7
A
Ext. Interrupt 7
295
INT1
I/O
PK1
A
Ext. Interrupt 1
296
LED5
I/O
PJ5
J
LED Port 5
297
LTESTX
I
⎯
E
Test Input
298
ATGX
I/O
PI3
A
Analog Reference Low
299
AVRL
⎯
⎯
R
Analog Reference High
300
AVRH
⎯
⎯
R
DMA Request 1
301
DREQ1
I/O
PB3
A
ADC Input 12
302
AN12
I/O
PG4
B
ADC Input 11
303
AN11
I/O
PG3
B
Ext. Bus Control
304
WR0X
I/O
P84
S
Ext. Bus Control
(Continued)
23
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
305
RDY
I/O
⎯
S
Ext. Bus Control
306
A25
I/O
⎯
Q
Ext. Bus Address Bit 25
307
A16
I/O
⎯
Q
Ext. Bus Address Bit 16
308
A10
I/O
⎯
Q
Ext. Bus Address Bit 10
309
A6
I/O
⎯
Q
Ext. Bus Address Bit 6
310
A1
I/O
⎯
Q
Ext. Bus Address Bit 1
311
Function
Not Connected
312
D24
I/O
⎯
Q
Ext. Bus Data Bit 24
313
D12
I/O
⎯
Q
Ext. Bus Data Bit 12
314
Not Connected
315
PWM2P3
I/O
PS6
K
SMC 3
316
HVSS
⎯
⎯
⎯
⎯
317
HVSS
⎯
⎯
⎯
⎯
318
Not Connected
319
VDD5Q
⎯
⎯
⎯
⎯
320
TX2
I/O
PP4
Q
CAN 2 TX
321
TX0
I/O
PP0
Q
CAN 0 TX
322
OCPA6
I/O
PO6
A
PPG Output
323
VDD5M
⎯
⎯
⎯
⎯
324
VDD5L
⎯
⎯
⎯
⎯
325
Not Connected
326
VDD5H
⎯
⎯
⎯
⎯
327
TAD14
O
⎯
X
Trace Address
328
VSS3
⎯
⎯
⎯
⎯
329
VSS3
⎯
⎯
⎯
⎯
330
Not Connected
331
VDD3C
⎯
⎯
⎯
⎯
332
TDT46
I/O
⎯
W
Trace Data
333
TDT40
I/O
⎯
W
Trace Data
334
TDT38
I/O
⎯
W
Trace Data
335
VDD3B
⎯
⎯
⎯
⎯
336
TDT29
I/O
⎯
W
Trace Data
337
TDT17
I/O
⎯
W
Trace Data
338
VDD3A
⎯
⎯
⎯
⎯
(Continued)
24
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
339
TDT0
I/O
⎯
W
Trace Data
340
VSS
⎯
⎯
⎯
⎯
341
VSS
⎯
⎯
⎯
⎯
342
Function
Not Connected
343
VDD5E
⎯
⎯
⎯
⎯
344
INT0
I/O
PK0
A
Ext. Interrupt 0
345
LED2
I/O
PJ2
J
LED Port 2
346
LED0
I/O
PJ0
J
LED Port 0
347
VDD5D
⎯
⎯
⎯
⎯
348
AVSS
⎯
⎯
⎯
Analog VSS
349
DEOP2
I/O
PB7
A
DMA EOP 2
350
VDD5C
⎯
⎯
⎯
⎯
351
CS2X
I/O
P96
A
Chip Select 2
352
VSS
⎯
⎯
⎯
⎯
353
VSS
⎯
⎯
⎯
⎯
354
VDD5B
⎯
⎯
⎯
⎯
355
Not Connected
356
A9
I/O
⎯
Q
Ext. Bus Address Bit 9
357
A3
I/O
⎯
Q
Ext. Bus Address Bit 3
358
VSS
⎯
⎯
⎯
⎯
359
VSS
⎯
⎯
⎯
⎯
360
VDD5T
⎯
⎯
⎯
⎯
361
VSS
⎯
⎯
⎯
⎯
362
VSS
⎯
⎯
⎯
⎯
363
VSS
⎯
⎯
⎯
⎯
364
Not Connected
365
HVSS
⎯
⎯
⎯
⎯
366
VSS
⎯
⎯
⎯
⎯
367
VSS
⎯
⎯
⎯
⎯
368
Not Connected
369
VSS
⎯
⎯
⎯
⎯
370
VSS
⎯
⎯
⎯
⎯
371
372
Not Connected
VSS
⎯
⎯
⎯
⎯
(Continued)
25
MB91360G Series
(Continued)
General
Circuit Type
Purpose I/O Port
Pin Name
I/O
373
VSS
⎯
⎯
⎯
⎯
374
VSS
⎯
⎯
⎯
⎯
375
VDD3D
⎯
⎯
⎯
⎯
376
VSS3
⎯
⎯
⎯
⎯
377
VSS3
⎯
⎯
⎯
⎯
378
VSS3
⎯
⎯
⎯
⎯
379
Not Connected
380
VSS3
⎯
⎯
⎯
⎯
381
VSS3
⎯
⎯
⎯
⎯
382
Not Connected
383
VSS3
⎯
⎯
⎯
⎯
384
VSS3
⎯
⎯
⎯
⎯
385
VSS3
⎯
⎯
⎯
⎯
386
VDD5G
⎯
⎯
⎯
⎯
387
VSS
⎯
⎯
⎯
⎯
388
VSS
⎯
⎯
⎯
⎯
389
VSS
⎯
⎯
⎯
⎯
390
Not Connected
391
VSS
⎯
⎯
⎯
⎯
392
VSS
⎯
⎯
⎯
⎯
393
Not Connected
394
VSS
⎯
⎯
⎯
⎯
395
VSS
⎯
⎯
⎯
⎯
396
VSS
⎯
⎯
⎯
⎯
397
26
Function
Pin No.
Not Connected
398
VSS
⎯
⎯
⎯
⎯
399
VSS
⎯
⎯
⎯
⎯
400
VSS
⎯
⎯
⎯
⎯
401
VDD5A
⎯
⎯
⎯
⎯
MB91360G Series
•MB91FV362GB I/O Pins and Their Functions
General
Pin No.
Pin Name
I/O
Circuit Type
Purpose I/O Port
Function
1
D24
I/O
⎯
Q
Ext. Bus Data Bit 24
2
D25
I/O
⎯
Q
Ext. Bus Data Bit 25
3
D26
I/O
⎯
Q
Ext. Bus Data Bit 26
4
D27
I/O
⎯
Q
Ext. Bus Data Bit 27
5
D28
I/O
⎯
Q
Ext. Bus Data Bit 28
6
D29
I/O
⎯
Q
Ext. Bus Data Bit 29
7
D30
I/O
⎯
Q
Ext. Bus Data Bit 30
8
D31
I/O
⎯
Q
Ext. Bus Data Bit 31
9
A0
I/O
⎯
Q
Ext. Bus Address Bit 0
10
A1
I/O
⎯
Q
Ext. Bus Address Bit 1
11
A2
I/O
⎯
Q
Ext. Bus Address Bit 2
12
A3
I/O
⎯
Q
Ext. Bus Address Bit 3
13
A4
I/O
⎯
Q
Ext. Bus Address Bit 4
14
A5
I/O
⎯
Q
Ext. Bus Address Bit 5
15
A6
I/O
⎯
Q
Ext. Bus Address Bit 6
16
A7
I/O
⎯
Q
Ext. Bus Address Bit 7
17
A8
I/O
⎯
Q
Ext. Bus Address Bit 8
18
A9
I/O
⎯
Q
Ext. Bus Address Bit 9
19
A10
I/O
⎯
Q
Ext. Bus Address Bit 10
20
A11
I/O
⎯
Q
Ext. Bus Address Bit 11
21
A12
I/O
⎯
Q
Ext. Bus Address Bit 12
22
A13
I/O
⎯
Q
Ext. Bus Address Bit 13
23
A14
I/O
⎯
Q
Ext. Bus Address Bit 14
24
A15
I/O
⎯
Q
Ext. Bus Address Bit 15
25
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 V or 5.0 V
26
VSS
⎯
⎯
⎯
⎯
27
A16
I/O
⎯
Q
Ext. Bus Address Bit 16
28
A17
I/O
⎯
Q
Ext. Bus Address Bit 17
29
A18
I/O
⎯
Q
Ext. Bus Address Bit 18
30
A19
I/O
⎯
Q
Ext. Bus Address Bit 19
31
A20
I/O
⎯
Q
Ext. Bus Address Bit 20
32
CS4X
I/O
P74
A
Chip Select 4
33
CS5X
I/O
P75
A
Chip Select 5
(Continued)
27
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
34
CS6X
I/O
P76
A
Chip Select 6
35
RDY
I/O
⎯
S
Ext. Bus Control
36
BGRNT
I/O
P81
A
Ext. Bus Control
37
BRQ
I/O
P82
A
Ext. Bus Control
38
RDX
I/O
⎯
S
Ext. Bus Control
39
WR0X
I/O
⎯
S
Ext. Bus Control
40
WR1X
I/O
⎯
S
Ext. Bus Control
41
WR2X
I/O
⎯
S
Ext. Bus Control
42
WR3X
I/O
⎯
S
Ext. Bus Control
43
AS
I/O
P90
A
Ext. Bus Control
44
ALE
I/O
P91
A
Ext. Bus Control
45
CLK
I/O
⎯
A
Ext. Bus Clock
46
AH
I/O
P93
A
Ext. Bus Control Signal
47
CS0X
I/O
P94
A
Chip select 0
48
CS1X
I/O
P95
A
Chip select 1
49
CS2X
I/O
P96
A
Chip select 2
50
CS3X
I/O
P97
A
Chip select 3
51
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
52
VSS
⎯
⎯
⎯
⎯
53
AN8
I/O
PG0
B
ADC Input 8
54
AN9
I/O
PG1
B
ADC Input 9
55
AN10
I/O
PG2
B
ADC Input 10
56
AN11
I/O
PG3
B
ADC Input 11
57
AN12
I/O
PG4
B
ADC Input 12
58
AN13
I/O
PG5
B
ADC Input 13
59
AN14
I/O
PG6
B
ADC Input 14
60
AN15
I/O
PG7
B
ADC Input 15
61
DREQ0
I/O
PB0
A
DMR Request 0
62
DACK0
I/O
PB1
A
DMA Acknowledge 0
63
DEOP0
I/O
PB2
A
DMA EOP 0
64
A
⎯
⎯
⎯
Analog VCC
65
AVRH
⎯
⎯
R
Analog Reference High
66
AN0
I/O
PH0
B
ADC Input 0
(Continued)
28
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
67
AN1
I/O
PH1
B
ADC Input 1
68
AN2
I/O
PH2
B
ADC Input 2
69
AN3
I/O
PH3
B
ADC Input 3
70
AN4
I/O
PH4
B
ADC Input 4
71
AN5
I/O
PH5
B
ADC Input 5
72
AN6
I/O
PH6
B
ADC Input 6
73
AN7
I/O
PH7
B
ADC Input 7
74
AVSS
⎯
⎯
⎯
Analog VSS, Analog Reference Low
75
DA0
O
⎯
C
DAC Output
76
DA1
O
⎯
C
DAC Output
77
ALARM
I
⎯
D
Alarm Comparator Input
78
VSS
⎯
⎯
⎯
⎯
79
VDD
⎯
⎯
⎯
⎯
80
ATGX
I/O
PI3
A
ADC Trigger Input
81
TESTX
I
⎯
E
Test Input
(should be connected to VDD)
82
CPUTESTX
I
⎯
E
Test Input
(should be connected to VDD)
83
LTESTX
I
⎯
E
Test Input
(should be connected to VDD)
84
LED0
I/O
PJ0
J
LED Port 0
85
LED1
I/O
PJ1
J
LED Port 1
86
LED2
I/O
PJ2
J
LED Port 2
87
LED3
I/O
PJ3
J
LED Port 3
88
LED4
I/O
PJ4
J
LED Port 4
89
LED5
I/O
PJ5
J
LED Port 5
90
LED6
I/O
PJ6
J
LED Port 6
91
LED7
I/O
PJ7
J
LED Port 7
92
VDD
⎯
⎯
⎯
⎯
93
VSS
⎯
⎯
⎯
⎯
94
INT0
I/O
PK0
A
Ext. Interrupt 0
95
INT1
I/O
PK1
A
Ext. Interrupt 1
96
INT2
I/O
PK2
A
Ext. Interrupt 2
97
INT3
I/O
PK3
A
Ext. Interrupt 3
98
INT4
I/O
PK4
A
Ext. Interrupt 4
99
INT5
I/O
PK5
A
Ext. Interrupt 5
100
INT6
I/O
PK6
A
Ext. Interrupt 6
(Continued)
29
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
101
INT7
I/O
PK7
A
Ext. Interrupt 7
102
IN0
I/O
PL0
A
ICU Input 0
103
IN1
I/O
PL1
A
ICU Input 1
104
IN2
I/O
PL2
A
ICU Input 2
105
IN3
I/O
PL3
A
ICU Input 3
106
OUT0
I/O
PL4
A
OCU Output 0
107
OUT1
I/O
PL5
A
OCU Output 1
108
OUT2
I/O
PL6
A
OCU Output 2
109
OUT3
I/O
PL7
A
OCU Output 3
110
VSS
⎯
⎯
⎯
⎯
111
MD0
I
⎯
T
Mode Pin 0
112
MD1
I
⎯
T
Mode Pin 1
113
MD2
I
⎯
T
Mode Pin 2
114
HSTX
I
⎯
E
Hardware Standby
115
INITX
I
⎯
U
Initial Pin
116
MONCLK
O
⎯
G
System Clock Output for Evaluation
Purposes
117
SELCLK
I
⎯
F
Clock Selection, must be connected
to VDD
118
VDD
⎯
⎯
⎯
⎯
119
X0
I
⎯
H
4 MHz Oscillator Pin
120
X1
O
⎯
H
4 MHz Oscillator Pin
121
X0A
I
⎯
I
Reserved-must be connected to VSS
122
X1A
O
⎯
I
Reserved-should be left open
123
VSS
⎯
⎯
⎯
⎯
124
CPO
⎯
⎯
C
Reserved-should be left open
125
VCI
⎯
⎯
D
Reserved-must be connected to VSS
126
SGO
I/O
PM0
A
Sound Generator SGO
127
SGA
I/O
PM1
A
Sound Generator SGA
128
SDA
I/O
PM2
Y
I2C SDA
129
SCL
I/O
PM3
Y
I2C SCL
130
SOT4
I/O
PN0
A
SIO Output
131
SIN4
I/O
PN1
A
SIO Input
132
SCK4
I/O
PN2
A
SIO Clock
133
SIN3
I/O
PN3
A
SIO Input
134
SOT3
I/O
PN4
A
SIO Output
(Continued)
30
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
135
SCK3
I/O
PN5
A
SIO Clock
136
OCPA 0
I/O
PO0
A
PPG Output
137
OCPA 1
I/O
PO1
A
PPG Output
138
OCPA 2
I/O
PO2
A
PPG Output
139
OCPA 3
I/O
PO3
A
PPG Output
140
OCPA 4
I/O
PO4
A
PPG Output
141
OCPA 5
I/O
PO5
A
PPG Output
142
OCPA 6
I/O
PO6
A
PPG Output
143
OCPA 7
I/O
PO7
A
PPG Output
144
VDD
⎯
⎯
⎯
⎯
145
VSS
⎯
⎯
⎯
⎯
146
TX0
I/O
PP0
Q
CAN 0 TX
147
RX0
I/O
PP1
Q
CAN 0 RX
148
TX1
I/O
PP2
Q
CAN 1 TX
149
RX1
I/O
PP3
Q
CAN 1 RX
150
TX2
I/O
PP4
Q
CAN 2 TX
151
RX2
I/O
PP5
Q
CAN 2 RX
152
SIN0
I/O
PQ0
A
UART 0 Input
153
SOT0
I/O
PQ1
A
UART 0 Output
154
SIN1
I/O
PQ2
A
UART 1 Input
155
SOT1
I/O
PQ3
A
UART 1 Output
156
SIN2
I/O
PQ4
A
UART 2 Input
157
SOT2
I/O
PQ5
A
UART 2 Output
158
VSS
⎯
⎯
⎯
⎯
159
VCC3C
⎯
⎯
C
Bypass Capacitor Pin
160
VDD
⎯
⎯
⎯
⎯
161
HVSS
⎯
⎯
⎯
⎯
162
PWM1P0
I/O
PR0
K
SMC 0
163
PWM1M0
I/O
PR1
K
SMC 0
164
PWM2P0
I/O
PR2
K
SMC 0
165
PWM2M0
I/O
PR3
M
SMC 0
166
HVDD
⎯
⎯
⎯
⎯
167
PWM1P1
I/O
PR4
K
SMC 1
168
PWM1M1
I/O
PR5
K
SMC 1
(Continued)
31
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
169
PWM2P1
I/O
PR6
K
SMC 1
170
PWM2M1
I/O
PR7
M
SMC 1
171
HVSS
⎯
⎯
⎯
⎯
172
PWM1P2
I/O
PS0
K
SMC 2
173
PWM1M2
I/O
PS1
K
SMC 2
174
PWM2P2
I/O
PS2
K
SMC 2
175
PWM2M2
I/O
PS3
M
SMC 2
176
HVDD
⎯
⎯
⎯
⎯
177
PWM1P3
I/O
PS4
K
SMC 3
178
PWM1M3
I/O
PS5
K
SMC 3
179
PWM2P3
I/O
PS6
K
SMC 3
180
PWM2M3
I/O
PS7
M
SMC 3
181
HVSS
⎯
⎯
⎯
⎯
182
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
183
D0
I/O
⎯
Q
Ext. Bus Data Bit 0
184
D1
I/O
⎯
Q
Ext. Bus Data Bit 1
185
D2
I/O
⎯
Q
Ext. Bus Data Bit 2
186
D3
I/O
⎯
Q
Ext. Bus Data Bit 3
187
D4
I/O
⎯
Q
Ext. Bus Data Bit 4
188
D5
I/O
⎯
Q
Ext. Bus Data Bit 5
189
D6
I/O
⎯
Q
Ext. Bus Data Bit 6
190
D7
I/O
⎯
Q
Ext. Bus Data Bit 7
191
D8
I/O
⎯
Q
Ext. Bus Data Bit 8
192
D9
I/O
⎯
Q
Ext. Bus Data Bit 9
193
D10
I/O
⎯
Q
Ext. Bus Data Bit 10
194
D11
I/O
⎯
Q
Ext. Bus Data Bit 11
195
D12
I/O
⎯
Q
Ext. Bus Data Bit 12
196
D13
I/O
⎯
Q
Ext. Bus Data Bit 13
197
D14
I/O
⎯
Q
Ext. Bus Data Bit 14
198
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
199
VSS
⎯
⎯
⎯
⎯
200
D15
I/O
⎯
Q
Ext. Bus Data Bit 15
201
D16
I/O
⎯
Q
Ext. Bus Data Bit 16
202
D17
I/O
⎯
Q
Ext. Bus Data Bit 17
(Continued)
32
MB91360G Series
(Continued)
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
203
D18
I/O
⎯
Q
Ext. Bus Data Bit 18
204
D19
I/O
⎯
Q
Ext. Bus Data Bit 19
205
D20
I/O
⎯
Q
Ext. Bus Data Bit 20
206
D21
I/O
⎯
Q
Ext. Bus Data Bit 21
207
D22
I/O
⎯
Q
Ext. Bus Data Bit 22
208
D23
I/O
⎯
Q
Ext. Bus Data Bit 23
Note : If pins VDD35 (25, 51, 182, 198) are connected to 3.3 V then the external bus interface (pins 1-52, 182-208)
can be operated at 3.3 V levels.
33
MB91360G Series
• MB91F364G I/O pins and functions
Pin No
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
1
AN0
I/O
PH0
B
ADC Input 0
2
AN1
I/O
PH1
B
ADC Input 1
3
AN2
I/O
PH2
B
ADC Input 2
4
AN3
I/O
PH3
B
ADC Input 3
5
AN4
I/O
PH4
B
ADC Input 4
6
AN5
I/O
PH5
B
ADC Input 5
7
AVSS, AVRL
⎯
⎯
⎯
AVSS, Analog Reference Low
8
AVRH
⎯
⎯
R
Analog Reference High
9
AVCC
⎯
⎯
⎯
AVCC
10
AN6
I/O
PH6
B
ADC Input 6
11
AN7
I/O
PH7
B
ADC Input 7
12
AN8
I/O
PG0
B
ADC Input 8
13
AN9
I/O
PG1
B
ADC Input 9
14
AN10
I/O
PG2
B
ADC Input 10
15
AN11
I/O
PG3
B
ADC Input 11
16
VSS
⎯
⎯
⎯
⎯
17
VDD
⎯
⎯
⎯
⎯
18
SDA
I/O
PM2
YA
I2C SDA
19
SCL
I/O
PM3
YA
I2C SCL
20
SOT0
I/O
PQ1
A
UART 0 SOT
21
SIN0
I/O
PQ0
A
UART 0 SIN
22
HSTX
I
⎯
F
Hardware Standby
23
NMIX
I
⎯
E
Non Maskable Interrupt
24
SELCLK
I
⎯
F
Select RTC Clock
25
VDD
⎯
⎯
⎯
26
MONCLK
O
⎯
Q1
27
VSS
⎯
⎯
⎯
28
X1A
O
⎯
I
32 kHz Oscillator Pin
29
X0A
I
⎯
I
32 kHz Oscillator Pin
30
VDD
⎯
⎯
⎯
⎯
31
X1
O
⎯
H
4 MHz Oscillator Pin
32
X0
I
⎯
H
4 MHz Oscillator Pin
33
VSS
⎯
⎯
⎯
⎯
Function
⎯
Modulated Clock Output
⎯
(Continued)
34
MB91360G Series
Pin No
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
34
INT0
I/O
PK0
B
External Interrupt 0
35
INT1
I/O
PK1
B
External Interrupt 1
36
INT2
I/O
PK2
B
External Interrupt 2
37
INT3
I/O
PK3
B
External Interrupt 3
38
INT4
I/O
PK4
B
External Interrupt 4
39
INT5
I/O
PK5
B
External Interrupt 5
40
INT6
I/O
PK6
B
External Interrupt 6
41
INT7
I/O
PK7
B
External Interrupt 7
42
VDD
⎯
⎯
⎯
43
VSS
⎯
⎯
⎯
Function
⎯
⎯
1
44
IN0
I/O
PL0
B
ICU Input 0*
45
IN1
I/O
PL1
B
ICU Input 1*1
46
IN2
I/O
PL2
B
ICU Input 2*1
47
IN3
I/O
PL3
B
ICU Input 3*1
48
OUT0
I/O
PL4
B
OCU Output 0
49
OUT1
I/O
PL5
B
OCU Output 1
50
OUT2
I/O
PL6
B
OCU Output 2
51
OUT3
I/O
PL7
B
OCU Output 3
52
VDD
⎯
⎯
⎯
⎯
53
VSS
⎯
⎯
⎯
⎯
54
TESTX
I
⎯
E
Test Input
55
CPUTESTX
I
⎯
E
Test Input
56
ATGX
I/O
PI3
A
ADC Trigger
57
MD0
I
⎯
T
Mode Pin 0
58
MD1
I
⎯
T
Mode Pin 1
59
MD2
I
⎯
T
Mode Pin 2
60
INITX
I
⎯
U
Initial Pin
61
VDD
⎯
⎯
⎯
⎯
62
VCC3C
⎯
⎯
⎯
63
VCC3C
⎯
⎯
⎯
Pins for power supply capacitor or for
external power supply of core voltage
64
VSS (#)
⎯
⎯
⎯
Don't connect to VSS in first ES series.
Leave open.*3
(Continued)
35
MB91360G Series
Pin No
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
65
VDDI
⎯
⎯
⎯
66
VDDI
⎯
⎯
⎯
67
VDDI
⎯
⎯
⎯
68
BREAKX
I
BREAKX
E
69
VDD
⎯
⎯
⎯
⎯
70
VSS
⎯
⎯
⎯
⎯
71
RX0
I/O
PP1
Q
CAN RX
72
TX0
I/O
PP0
Q
CAN TX
73
OCPA0
I/O
PO0
A
PPG Output 0
74
OCPA1
I/O
PO1
A
PPG Output 1
75
OCPA2
I/O
PO2
A
PPG Output 2
76
OCPA3
I/O
PO3
A
PPG Output 3
77
VSS
⎯
⎯
⎯
78
SIN5
I/O
PT0
A
USART 5 SIN
79
SCK5
I/O
PT1
A
USART 5 SCK
80
SOT5
I/O
PT2
A
USART 5 SOT
81
SOT6
I/O
PT3
A
USART 6 SOT
82
SCK6
I/O
PT4
A
USART 6 SCK
83
SIN6
I/O
PT5
A
USART 6 SIN
84
VDD
⎯
⎯
⎯
⎯
85
VSS
⎯
⎯
⎯
⎯
86
SIN3
I/O
PN3
A
SIO SIN
87
SOT3
I/O
PN4
A
SIO SOT
88
SCK3
I/O
PN5
A
SIO SCK
89
VSS
⎯
⎯
⎯
90
LTESTX
I
LTESTX
E
91
VDD
⎯
⎯
⎯
92
PR0
I/O
PR0
A
Port R 0
93
PR1
I/O
PR1
A
Port R 1
94
PR2
I/O
PR2
A
Port R 2
95
PR3
I/O
PR3
A
Port R 3
96
PR4
I/O
PR4
A
Port R 4
97
PR5
I/O
PR5
A
Port R 5
98
PR6
I/O
PR6
A
Port R 6
Function
Separate Core Power Supply
EDSU Break Pin
⎯
⎯
Test Pin
⎯
(Continued)
36
MB91360G Series
(Continued)
Pin No
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
99
PR7
I/O
PR7
A
100
VSS
⎯
⎯
⎯
⎯
101
VDD
⎯
⎯
⎯
⎯
102
LED0
I/O
PJ0
J
LED Port 0
103
LED1
I/O
PJ1
J
LED Port 1
104
LED2
I/O
PJ2
J
LED Port 2
105
LED3
I/O
PJ3
J
LED Port 3
106
VSS
⎯
⎯
⎯
107
LED4
I/O
PJ4
J
LED Port 4
108
LED5
I/O
PJ5
J
LED Port 5
109
LED6
I/O
PJ6
J
LED Port 6
110
LED7
I/O
PJ7
J
LED Port 7
111
VSS
⎯
⎯
⎯
⎯
112
VDD
⎯
⎯
⎯
⎯
113
PO4
I/O
PO4
A
Port O 4
114
PO5
I/O
PO5
A
Port O 5
115
PO6
I/O
PO6
A
Port O 6
116
PO7
I/O
PO7
A
Port O 7
117
DA0
O
⎯
C
*2
118
DA1
O
⎯
C
*2
119
VSS
⎯
⎯
⎯
⎯
120
VDD
⎯
⎯
⎯
⎯
Function
Port R 7
⎯
*1 : If the port L function register bits are cleared, the ICU input lines are connected with the LSYNC outputs of the
LIN-USARTs.
*2 : The pins DA1 and DA0 are also used for digital test functions. To ensure proper system function, always write
“0” to port P R-bus port data direction register DDRP [3 : 2] and port P R-bus port function register PFRP [3 : 2].
*3 : Pin 064 (VSS) will be available after redesign.
37
MB91360G Series
•MB91F369GA I/O Pins and Their Functions
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
1
A4
I/O
⎯
Q
Ext. Bus Address Bit 4
2
A5
I/O
⎯
Q
Ext. Bus Address Bit 5
3
A6
I/O
⎯
Q
Ext. Bus Address Bit 6
4
A7
I/O
⎯
Q
Ext. Bus Address Bit 7
5
A8
I/O
⎯
Q
Ext. Bus Address Bit 8
6
A9
I/O
⎯
Q
Ext. Bus Address Bit 9
7
A10
I/O
⎯
Q
Ext. Bus Address Bit 10
8
A11
I/O
⎯
Q
Ext. Bus Address Bit 11
9
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
10
CLK
I/O
⎯
A
Ext. Bus Clock
11
VSS
⎯
⎯
⎯
⎯
12
A12
I/O
⎯
Q
Ext. Bus Address Bit 12
13
A13
I/O
⎯
Q
Ext. Bus Address Bit 13
14
A14
I/O
⎯
Q
Ext. Bus Address Bit 14
15
A15
I/O
⎯
Q
Ext. Bus Address Bit 15
16
A16
I/O
⎯
Q
Ext. Bus Address Bit 16
17
A17
I/O
⎯
Q
Ext. Bus Address Bit 17
18
A18
I/O
⎯
Q
Ext. Bus Address Bit 18
19
A19
I/O
⎯
Q
Ext. Bus Address Bit 19
20
A20
I/O
⎯
Q
Ext. Bus Address Bit 20
21
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
22
VSS
⎯
⎯
⎯
⎯
23
CS4X
I/O
P74
A
Chip Select 4
24
CS5X
I/O
P75
A
Chip Select 5
25
CS6X
I/O
P76
A
Chip Select 6
26
RDX
I/O
⎯
S
Ext. Bus Control
27
BGRNTX
I/O
P81
A
Ext. Bus Control
28
BRQ
I/O
P82
A
Ext. Bus Control
29
AS
I/O
P90
A
Ext. Bus Control
30
ALE
I/O
P91
A
Ext. Bus Control
31
AH
I/O
P93
A
Ext. Bus Control Signal
32
CS0X
I/O
P94
A
Chip select 0
33
CS1X
I/O
P95
A
Chip select 1
(Continued)
38
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
34
CS2X
I/O
P96
A
Chip select 2
35
CS3X
I/O
P97
A
Chip select 3
36
DREQ0
I/O
PB0
A
DMA Request 0
37
DACK0
I/O
PB1
A
DMA Acknowledge 0
38
DEOP0
I/O
PB2
A
DMA EOP 0
39
VSS
⎯
⎯
⎯
⎯
40
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
41
AVRH
⎯
⎯
R
Analog Reference High
42
AVCC
⎯
⎯
⎯
Analog VCC
43
AVSS
⎯
⎯
⎯
Analog VSS, Analog Reference Low
44
AN0
I/O
PH0
B
ADC Input 0
45
AN1
I/O
PH1
B
ADC Input 1
46
AN2
I/O
PH2
B
ADC Input 2
47
AN3
I/O
PH3
B
ADC Input 3
48
AN4
I/O
PH4
B
ADC Input 4
49
AN5
I/O
PH5
B
ADC Input 5
50
AN6
I/O
PH6
B
ADC Input 6
51
AN7
I/O
PH7
B
ADC Input 7
52
AN8
I/O
PG0
B
ADC Input 8
53
AN9
I/O
PG1
B
ADC Input 9
54
ALARM
I
⎯
D
Alarm Comparator Input
55
VSS
⎯
⎯
⎯
⎯
56
VDD
⎯
⎯
⎯
⎯
57
ATGX
I/O
P13
A
ADC Trigger Input
58
MD0
I
⎯
T
Mode Pin 0
59
MD1
I
⎯
T
Mode Pin 1
60
MD2
I
⎯
T
Mode Pin 2
61
HSTX
I
⎯
E
Hardware Standby
62
INITX
I
⎯
U
Initual Pin
63
TESTX
I
⎯
E
Test Input
(should be connected to VDD)
64
CPUTESTX
I
⎯
E
Test Input
(should be connected to VDD)
65
LTESTX
I
⎯
E
Test Input
(should be connected to VDD)
66
VDD
⎯
⎯
⎯
⎯
(Continued)
39
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
67
VSS
⎯
⎯
⎯
⎯
68
INT0
I/O
PK0
A
Ext. Interrupt 0
69
INT1
I/O
PK1
A
Ext. Interrupt 1
70
INT2
I/O
PK2
A
Ext. Interrupt 2
71
INT3
I/O
PK3
A
Ext. Interrupt 3
72
INT4
I/O
PK4
A
Ext. Interrupt 4
73
INT5
I/O
PK5
A
Ext. Interrupt 5
74
INT6
I/O
PK6
A
Ext. Interrupt 6
75
INT7
I/O
PK7
A
Ext. Interrupt 7
76
SGO
I/O
PM0
A
Sound Generator SGO
77
SGA
I/O
PM1
A
Sound Generator SGA
78
SDA
I/O
PM2
Y
I2C SDA
79
SCL
I/O
PM3
Y
I2C SCL
80
SOT4
I/O
PN0
A
SIO Output
81
SIN4
I/O
PN1
A
SIO Input
82
SCK4
I/O
PN2
A
SIO Clock
83
SIN3
I/O
PN3
A
SIO Input
84
SOT3
I/O
PN4
A
SIO Output
85
SCK3
I/O
PN5
A
SIO Clock
86
VSS
⎯
⎯
⎯
⎯
87
VDDI
⎯
⎯
⎯
Supply Voltage for Internal Regulator
88
VDDI
⎯
⎯
⎯
Supply Voltage for Internal Regulator
89
VDDI
⎯
⎯
⎯
Supply Voltage for Internal Regulator
90
VDDI
⎯
⎯
⎯
Supply Voltage for Internal Regulator
91
VCC3C
⎯
⎯
⎯
Capacitor Pin for Internal Regulator
92
VSS
⎯
⎯
⎯
⎯
93
TX0
I/O
PP0
Q
CAN 0 TX
94
RX0
I/O
PP1
Q
CAN 0 RX
95
TX1
I/O
PP2
Q
CAN 1 TX
96
RX1
I/O
PP3
Q
CAN 1 RX
97
SIN0
I/O
PQ0
A
UART 0 Input
98
SOT0
I/O
PQ1
A
UART 0 Output
99
VDD
⎯
⎯
⎯
⎯
100
VSS
⎯
⎯
⎯
⎯
(Continued)
40
MB91360G Series
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
101
OCPA0
I/O
PO0
A
PPG Output
102
OCPA1
I/O
PO1
A
PPG Output
103
OCPA2
I/O
PO2
A
PPG Output
104
OCPA3
I/O
PO3
A
PPG Output
105
VDD
⎯
⎯
⎯
⎯
106
X0
I
⎯
H
4 MHz Oscillator Pin
107
X1
O
⎯
H
4 MHz Oscillator Pin
108
VSS
⎯
⎯
⎯
⎯
109
VDD
⎯
⎯
⎯
⎯
110
MONCLK
O
⎯
Q1
System Clock Output
111
VSS
⎯
⎯
⎯
⎯
112
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
113
VSS
⎯
⎯
⎯
⎯
114
WR3X
I/O
⎯
S
Ext. Bus Control
115
WR2X
I/O
⎯
S
Ext. Bus Control
116
WR1X
I/O
⎯
S
Ext. Bus Control
117
WR0X
I/O
⎯
S
Ext. Bus Control
118
RDY
I/O
⎯
S
Ext. Bus Control
119
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
120
VSS
⎯
⎯
⎯
⎯
121
D0
I/O
⎯
Q
Ext. Bus Data Bit 0
122
D1
I/O
⎯
Q
Ext. Bus Data Bit 1
123
D2
I/O
⎯
Q
Ext. Bus Data Bit 2
124
D3
I/O
⎯
Q
Ext. Bus Data Bit 3
125
D4
I/O
⎯
Q
Ext. Bus Data Bit 4
126
D5
I/O
⎯
Q
Ext. Bus Data Bit 5
127
D6
I/O
⎯
Q
Ext. Bus Data Bit 6
128
D7
I/O
⎯
Q
Ext. Bus Data Bit 7
129
D8
I/O
⎯
Q
Ext. Bus Data Bit 8
130
D9
I/O
⎯
Q
Ext. Bus Data Bit 9
131
D10
I/O
⎯
Q
Ext. Bus Data Bit 10
132
D11
I/O
⎯
Q
Ext. Bus Data Bit 11
133
D12
I/O
⎯
Q
Ext. Bus Data Bit 12
134
D13
I/O
⎯
Q
Ext. Bus Data Bit 13
(Continued)
41
MB91360G Series
(Continued)
General
Circuit Type
Purpose I/O Port
Pin No.
Pin Name
I/O
Function
135
D14
I/O
⎯
Q
Ext. Bus Data Bit 14
136
D15
I/O
⎯
Q
Ext. Bus Data Bit 15
137
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
138
VSS
⎯
⎯
⎯
⎯
139
D16
I/O
⎯
Q
Ext. Bus Data Bit 16
140
D17
I/O
⎯
Q
Ext. Bus Data Bit 17
141
D18
I/O
⎯
Q
Ext. Bus Data Bit 18
142
D19
I/O
⎯
Q
Ext. Bus Data Bit 19
143
D20
I/O
⎯
Q
Ext. Bus Data Bit 20
144
D21
I/O
⎯
Q
Ext. Bus Data Bit 21
145
D22
I/O
⎯
Q
Ext. Bus Data Bit 22
146
D23
I/O
⎯
Q
Ext. Bus Data Bit 23
147
D24
I/O
⎯
Q
Ext. Bus Data Bit 24
148
D25
I/O
⎯
Q
Ext. Bus Data Bit 25
149
D26
I/O
⎯
Q
Ext. Bus Data Bit 26
150
D27
I/O
⎯
Q
Ext. Bus Data Bit 27
151
D28
I/O
⎯
Q
Ext. Bus Data Bit 28
152
D29
I/O
⎯
Q
Ext. Bus Data Bit 29
153
D30
I/O
⎯
Q
Ext. Bus Data Bit 30
154
D31
I/O
⎯
Q
Ext. Bus Data Bit 31
155
VDD35
⎯
⎯
⎯
Separated Ext. Bus VDD, 3.3 or 5.0 V
156
VSS
⎯
⎯
⎯
⎯
157
A0
I/O
⎯
Q
Ext. Bus Address Bit 0
158
A1
I/O
⎯
Q
Ext. Bus Address Bit 1
159
A2
I/O
⎯
Q
Ext. Bus Address Bit 2
160
A3
I/O
⎯
Q
Ext. Bus Address Bit 3
Note : If pins VDD35 (9, 21, 40, 112, 119, 137, 155) are connected to a 3.3 V supply the external bus interface (pins
1-40, 112-160) can be operated at 3.3 V levels.
42
MB91360G Series
• MB91F365GB/F366GB/F376G, MB91366GA I/O Pins and functions
Circuit
Type
(Flash
Device)
Circuit
Type
(ROM
Device)
Function
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
1
VDD
⎯
⎯
⎯
⎯
⎯
2
VSS
⎯
⎯
⎯
⎯
⎯
3
PJ4
I/O
PJ4
A
A
Digital I/O-Port
4
PJ5
I/O
PJ5
A
A
Digital I/O-Port
5
PJ6
I/O
PJ6
A
A
Digital I/O-Port
6
PJ7
I/O
PJ7
A
A
Digital I/O-Port
7
PI3
I/O
PI3
A
A
Digital I/O-Port
8
VDD
⎯
⎯
⎯
⎯
⎯
9
VSS
⎯
⎯
⎯
⎯
⎯
10
SGO
I/O
PM0
A
A
Sound Gen. SGO
11
SGA
I/O
PM1
A
A
Sound Gen. SGA
12
SDA
I/O
PM2
Y
Y
I2C SDA (no internal pull-up)
13
SCL
I/O
PM3
Y
Y
I2C SCL (no internal pull-up)
14
VDD
⎯
⎯
⎯
⎯
⎯
15
VSS
⎯
⎯
⎯
⎯
⎯
16
AVRH
⎯
⎯
R
R
Analog Ref. High
17
AVCC
⎯
⎯
⎯
⎯
Analog VCC
18
AVSS
⎯
⎯
⎯
⎯
Analog Ref. Low/Analog VSS
19
AN0
I/O
PH0
B
B
ADC Input
20
AN1
I/O
PH1
B
B
ADC Input
21
AN2
I/O
PH2
B
B
ADC Input
22
AN3
I/O
PH3
B
B
ADC Input
23
AN4
I/O
PH4
B
B
ADC Input
24
AN5
I/O
PH5
B
B
ADC Input
25
AN6
I/O
PH6
B
B
ADC Input
26
AN7
I/O
PH7
B
B
ADC Input
DA0
O
⎯
C
C
DAC Output (MB91F365GB)
X0A
I
⎯
I
I
32 kHz Osc. Pin (MB91F366GB/366GA/
MB91F376G)
DA1
O
⎯
C
C
DAC Output (MB91F365GB)
X1A
O
⎯
I
I
32 kHz Osc. Pin (MB91F366GB/366GA/
MB91F376G)
ALARM
I
⎯
D
D
Alarm Comparator Input
27
28
29
(Continued)
43
MB91360G Series
Circuit
Type
(Flash
Device)
Circuit
Type
(ROM
Device)
Function
⎯
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
30
VSS
⎯
⎯
⎯
⎯
31
BOOT
I/O
P93
A
A
BOOT Pin (see note)
32
TESTX
I
⎯
E
E
Test Mode Pin
33
CPUTESTX
I
⎯
E
E
Test Mode Pin
34
VDD
⎯
⎯
⎯
⎯
35
X0
I
⎯
H
H
4 MHz Oscillator Pin
36
X1
O
⎯
H
H
4 MHz Oscillator Pin
37
VSS
⎯
⎯
⎯
⎯
38
MONCLK
O
⎯
G
G
Clock Output
39
INT0
I/O
PK0
A
A
Ext. Interrupt
40
INT1
I/O
PK1
A
A
Ext. Interrupt
41
INT2
I/O
PK2
A
A
Ext. Interrupt
42
INT3
I/O
PK3
A
A
Ext. Interrupt
43
INT4
I/O
PK4
A
A
Ext. Interrupt
44
INT5
I/O
PK5
A
A
Ext. Interrupt
45
INT6
I/O
PK6
A
A
Ext. Interrupt
46
INT7
I/O
PK7
A
A
Ext. Interrupt
47
VDD
⎯
⎯
⎯
⎯
Internal Power Supply Voltage pin
48
VCC3C
⎯
⎯
⎯
⎯
Capacitor Pin for Internal Power Supply.
49
VSS
⎯
⎯
⎯
⎯
50
IN0
I/O
PL0
A
A
ICU Input
51
IN1
I/O
PL1
A
A
ICU Input
52
IN2
I/O
PL2
A
A
ICU Input
53
IN3
I/O
PL3
A
A
ICU Input
54
OUT0
I/O
PL4
A
A
OCU Output
55
OUT1
I/O
PL5
A
A
OCU Output
56
VDD
⎯
⎯
⎯
⎯
Internal Power Supply Voltage pin
57
MD0
I
⎯
T
F
Mode Pin
58
MD1
I
⎯
T
F
Mode Pin
59
MD2
I
⎯
T
F
Mode Pin
60
INITX
I
⎯
U
U
Initial Pin
61
VDD
⎯
⎯
⎯
⎯
Internal Power Supply Voltage pin
62
VSS
⎯
⎯
⎯
⎯
63
SOT4
I/O
PN0
A
A
⎯
⎯
⎯
⎯
SIO Output
(Continued)
44
MB91360G Series
Circuit
Type
(Flash
Device)
Circuit
Type
(ROM
Device)
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
64
SIN4
I/O
PN1
A
A
SIO Input
65
SCK4
I/O
PN2
A
A
SIO Clock
66
SIN3
I/O
PN3
A
A
SIO Input
67
SOT3
I/O
PN4
A
A
SIO Output
68
SCK3
I/O
PN5
A
A
SIO Clock
69
VSS
⎯
⎯
⎯
⎯
70
OCPA0
I/O
PO0
A
A
PPG Output
71
OCPA1
I/O
PO1
A
A
PPG Output
72
OCPA2
I/O
PO2
A
A
PPG Output
73
OCPA3
I/O
PO3
A
A
PPG Output
74
OCPA4
I/O
PO4
A
A
PPG Output
75
OCPA5
I/O
PO5
A
A
PPG Output
76
OCPA6
I/O
PO6
A
A
PPG Output
77
OCPA7
I/O
PO7
A
A
PPG Output
78
TX0
I/O
PP0
Q
Q
CAN TX Output
79
RX0
I/O
PP1
Q
Q
CAN RX Output
80
TX1
I/O
PP2
Q
Q
CAN TX Output
81
RX1
I/O
PP3
Q
Q
CAN RX Output
82
VDD
⎯
⎯
⎯
⎯
⎯
83
VSS
⎯
⎯
⎯
⎯
⎯
84
SIN0
I/O
PQ0
A
A
UART Input
85
SOT0
I/O
PQ1
A
A
UART Output
86
SIN1
I/O
PQ2
A
A
UART Input
87
SOT1
I/O
PQ3
A
A
UART Output
88
PG0
I/O
PG0
A
A
Digital I/O-Port
89
PG1
I/O
PG1
A
A
Digital I/O-Port
90
PG2
I/O
PG2
A
A
Digital I/O-Port
91
PG3
I/O
PG3
A
A
Digital I/O-Port
92
PG4
I/O
PG4
A
A
Digital I/O-Port
93
PG5
I/O
PG5
A
A
Digital I/O-Port
94
VDD
⎯
⎯
⎯
⎯
95
HVSS
⎯
⎯
⎯
⎯
SMC VSS
96
PWM1P0
I/O
PR0
K
K
SMC 0
97
PWM1M0
I/O
PR1
K
K
SMC 0
Function
⎯
⎯
(Continued)
45
MB91360G Series
(Continued)
Circuit
Type
(Flash
Device)
Circuit
Type
(ROM
Device)
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
98
PWM2P0
I/O
PR2
K
K
SMC 0
99
PWM2M0
I/O
PR3
M
M
SMC 0
100
HVDD
⎯
⎯
⎯
⎯
SMC VDD
101
PWM1P1
I/O
PR4
K
K
SMC 1
102
PWM1M1
I/O
PR5
K
K
SMC 1
103
PWM2P1
I/O
PR6
K
K
SMC 1
104
PWM2M1
I/O
PR7
M
M
SMC 1
105
HVSS
⎯
⎯
⎯
⎯
SMC VSS
106
PWM1P2
I/O
PS0
K
K
SMC 2
107
PWM1M2
I/O
PS1
K
K
SMC 2
108
PWM2P2
I/O
PS2
K
K
SMC 2
109
PWM2M2
I/O
PS3
M
M
SMC 2
110
HVDD
⎯
⎯
⎯
⎯
SMC VDD
111
PWM1P3
I/O
PS4
K
K
SMC 3
112
PWM1M3
I/O
PS5
K
K
SMC 3
113
PWM2P3
I/O
PS6
K
K
SMC 3
114
PWM2M3
I/O
PS7
M
M
SMC 3
115
HVSS
⎯
⎯
⎯
⎯
⎯
116
VDD
⎯
⎯
⎯
⎯
⎯
117
PJ0
I/O
PJ0
A
A
Digital I/O-Port
118
PJ1
I/O
PJ1
A
A
Digital I/O-Port
119
PJ2
I/O
PJ2
A
A
Digital I/O-Port
120
PJ3
I/O
PJ3
A
A
Digital I/O-Port
Function
Note : Pin 31 (BOOT) should be low by default (pull down resistor) . To avoid disturbances in case of reset/boot, it
should preferably only be used as output by any application.
46
MB91360G Series
• MB91F367GB/F368GB I/O Pins and functions
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
Function
1
VDD
⎯
⎯
⎯
⎯
2
VSS
⎯
⎯
⎯
⎯
3
PJ4
I/O
PJ4
A
Digital I/O-Port
4
PJ5
I/O
PJ5
A
Digital I/O-Port
5
PJ6
I/O
PJ6
A
Digital I/O-Port
6
PJ7
I/O
PJ7
A
Digital I/O-Port
7
PI3
I/O
PI3
A
Digital I/O-Port
8
VDD
⎯
⎯
⎯
⎯
9
VSS
⎯
⎯
⎯
⎯
10
PM0
I/O
PM0
A
Digital I/O-Port
11
PM1
I/O
PM1
A
Digital I/O-Port
12
SDA
I/O
PM2
Y
I2C SDA (no internal pull-up)
13
SCL
I/O
PM3
Y
I2C SCL (no internal pull-up)
14
VDD
⎯
⎯
⎯
⎯
15
VSS
⎯
⎯
⎯
⎯
16
AVRH
⎯
⎯
R
Analog Ref. High
17
AVCC
⎯
⎯
⎯
Analog VCC
18
AVSS
⎯
⎯
⎯
Analog Ref. Low/Analog VSS
19
AN0
I/O
PH0
B
ADC Input
20
AN1
I/O
PH1
B
ADC Input
21
AN2
I/O
PH2
B
ADC Input
22
AN3
I/O
PH3
B
ADC Input
23
AN4
I/O
PH4
B
ADC Input
24
AN5
I/O
PH5
B
ADC Input
25
AN6
I/O
PH6
B
ADC Input
26
AN7
I/O
PH7
B
ADC Input
X0A
I
⎯
I
32 kHz Oscillator Pin (MB91F368GB)
N.C.
⎯
⎯
⎯
X1A
O
⎯
I
N.C.
⎯
⎯
⎯
Not Connected (MB91F367GB)
29
ALARM
I
⎯
D
Alarm Comparator Input
30
VSS
⎯
⎯
⎯
31
BOOT
I/O
P93
A
27
28
Not Connected (MB91F367GB)
32 kHz Oscillator Pin (MB91F368GB)
⎯
BOOT Pin*
(Continued)
47
MB91360G Series
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
32
TESTX
I
⎯
E
Test mode pin
33
CPUTESTX
I
⎯
E
Test mode pin
34
VDD
⎯
⎯
⎯
35
X0
I
⎯
H
4 MHz Oscillator Pin
36
X1
O
⎯
H
4 MHz Oscillator Pin
37
VSS
⎯
⎯
⎯
38
MONCLK
O
⎯
G
Clock output
39
INT0
I/O
PK0
A
Ext. Interrupt
40
INT1
I/O
PK1
A
Ext. Interrupt
41
INT2
I/O
PK2
A
Ext. Interrupt
42
INT3
I/O
PK3
A
Ext. Interrupt
43
INT4
I/O
PK4
A
Ext. Interrupt
44
INT5
I/O
PK5
A
Ext. Interrupt
45
INT6
I/O
PK6
A
Ext. Interrupt
46
INT7
I/O
PK7
A
Ext. Interrupt
47
VDD
⎯
⎯
⎯
Internal Power Supply Voltage pin
48
VCC3C
⎯
⎯
⎯
Capacitor Pin for Internal Power Supply
49
VSS
⎯
⎯
⎯
50
IN0
I/O
PL0
A
ICU Input
51
IN1
I/O
PL1
A
ICU Input
52
IN2
I/O
PL2
A
ICU Input
53
IN3
I/O
PL3
A
ICU Input
54
OUT0
I/O
PL4
A
OCU Output
55
OUT1
I/O
PL5
A
OCU Output
56
VDD
⎯
⎯
⎯
Internal Power Supply Voltage pin
57
MD0
I
⎯
T
Mode Pin
58
MD1
I
⎯
T
Mode Pin
59
MD2
I
⎯
T
Mode Pin
60
INITX
I
⎯
U
Initial Pin
61
VDD
⎯
⎯
⎯
Internal Power Supply Voltage pin
62
VSS
⎯
⎯
⎯
63
SOT4
I/O
PN0
A
SIO Output
64
SIN4
I/O
PN1
A
SIO Input
65
SCK4
I/O
PN2
A
SIO Clock
Function
⎯
⎯
⎯
⎯
(Continued)
48
MB91360G Series
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
66
SIN3
I/O
PN3
A
SIO Input
67
SOT3
I/O
PN4
A
SIO Output
68
SCK3
I/O
PN5
A
SIO Clock
69
VSS
⎯
⎯
⎯
70
OCPA0
I/O
PO0
A
PPG Output
71
OCPA1
I/O
PO1
A
PPG Output
72
OCPA2
I/O
PO2
A
PPG Output
73
OCPA3
I/O
PO3
A
PPG Output
74
PO4
I/O
PO4
A
Digital I/O-Port
75
PO5
I/O
PO5
A
Digital I/O-Port
76
PO6
I/O
PO6
A
Digital I/O-Port
77
PO7
I/O
PO7
A
Digital I/O-Port
78
TX0
I/O
PP0
Q
CAN TX Output
79
RX0
I/O
PP1
Q
CAN RX Output
80
TX1
I/O
PP2
Q
CAN TX Output
81
RX1
I/O
PP3
Q
CAN RX Output
82
VDD
⎯
⎯
⎯
⎯
83
VSS
⎯
⎯
⎯
⎯
84
SIN0
I/O
PQ0
A
UART Input
85
SOT0
I/O
PQ1
A
UART Output
86
PQ2
I/O
PQ2
A
Digital I/O-Port
87
PQ3
I/O
PQ3
A
Digital I/O-Port
88
PG0
I/O
PG0
A
Digital I/O-Port
89
PG1
I/O
PG1
A
Digital I/O-Port
90
PG2
I/O
PG2
A
Digital I/O-Port
91
PG3
I/O
PG3
A
Digital I/O-Port
92
PG4
I/O
PG4
A
Digital I/O-Port
93
PG5
I/O
PG5
A
Digital I/O-Port
94
VDD
⎯
⎯
⎯
⎯
95
VSS
⎯
⎯
⎯
⎯
96
PR0
I/O
PR0
K
Digital I/O-Port
97
PR1
I/O
PR1
K
Digital I/O-Port
98
PR2
I/O
PR2
K
Digital I/O-Port
99
PR3
I/O
PR3
M
Digital I/O-Port
Function
⎯
(Continued)
49
MB91360G Series
(Continued)
Pin No.
Pin Name
I/O
General
Purpose
I/O Port
Circuit
Type
100
HVDD
⎯
⎯
⎯
VDD for Ports R and S
101
PR4
I/O
PR4
K
Digital I/O-Port
102
PR5
I/O
PR5
K
Digital I/O-Port
103
PR6
I/O
PR6
K
Digital I/O-Port
104
PR7
I/O
PR7
M
Digital I/O-Port
105
VSS
⎯
⎯
⎯
106
PS0
I/O
PS0
K
Digital I/O-Port
107
PS1
I/O
PS1
K
Digital I/O-Port
108
PS2
I/O
PS2
K
Digital I/O-Port
109
PS3
I/O
PS3
M
Digital I/O-Port
110
HVDD
⎯
⎯
⎯
VDD for Ports R and S
111
PS4
I/O
PS4
K
Digital I/O-Port
112
PS5
I/O
PS5
K
Digital I/O-Port
113
PS6
I/O
PS6
K
Digital I/O-Port
114
PS7
I/O
PS7
M
Digital I/O-Port
115
VSS
⎯
⎯
⎯
⎯
116
VDD
⎯
⎯
⎯
⎯
117
PJ0
I/O
PJ0
A
Digital I/O-Port
118
PJ1
I/O
PJ1
A
Digital I/O-Port
119
PJ2
I/O
PJ2
A
Digital I/O-Port
120
PJ3
I/O
PJ3
A
Digital I/O-Port
Function
⎯
* : Pin 31 (BOOT) should be low by default (pull down resistor) . To avoid disturbances in case of reset/boot, it
should preferably only be used as output by any application.
50
MB91360G Series
■ I/O CIRCUIT TYPE
Type
A
Circuit type
R
P
Digital output
N
Digital output
Remarks
• CMOS Automotive level Schmitt-Trigger
Input
• STOP control
• IOH = 4 mA, IOL = 4 mA
VSS
Digital input
Stop control
Analog input
R
P
Digital output
R
N
Digital output
B
• CMOS Automotive level Schmitt-Trigger
Input
• Analog Input
• STOP control
• IOH = 4 mA, IOL = 4 mA
VSS
Digital input
Stop control
• Analog output
VCC
P
C
N
VSS
Analog output
• Analog Input
VCC
P
D
R
N
VSS
Analog input
(Continued)
51
MB91360G Series
Type
Circuit type
VCC
VCC
P
E
Remarks
• CMOS Schmitt-Trigger Input
• Pullup Resistor: 50 kΩ
P
N
R
VSS
VSS
Digital input
• CMOS Schmitt-Trigger Input
VCC
P
F
R
N
VSS
Digital input
• Tristate Output
• IOH = 4 mA, IOL = 4 mA
VCC
P
Digital output
N
Digital output
G
VSS
• 4 MHz Oscillator Pin
X1
Clock input
H
X0
Stop control
(Continued)
52
MB91360G Series
Type
Circuit type
Remarks
• 32 kHz Oscillator Pin
X1A
Clock input
I
X0A
Stop control
J
R
P
Digital output
N
Digital output
• CMOS Automotive level Schmitt-Trigger
Input
• STOP control (LED)
• IOH = 14 mA, IOL = 24 mA
VSS
Digital input
Stop control
K
R
P
Digital output
N
Digital output
• CMOS Automotive level Schmitt-Trigger
Input
• STOP control (SMC)
• IOH = 30 mA, IOL = 30 mA
• Typ slew rate of 40 ns
VSS
Digital input
Stop control
VCC
L
R
P
Digital output
N
Digital output
• CMOS Input
• 5 V or 3 V input
• IOH = 4 mA, IOL = 4 mA
VSS
Digital input
(Continued)
53
MB91360G Series
Type
Circuit type
Remarks
Analog input
R
P
Digital output
R
N
Digital output
M
• CMOS Automotive level Schmitt-Trigger
Input
• Analog Input
• STOP control (SMC)
• IOH = 30 mA, IOL = 30 mA
• Typ slew rate of 40 ns
VSS
Digital input
Stop control
Digital input
VCC
R
N
N
P
Digital output
N
Digital output
•
•
•
•
CMOS Input
Pulldown Resistor: 50 kΩ
5 V or 3 V input
IOH = 4 mA, IOL = 4 mA
VSS
Digital input
VCC
R
• CMOS Input
• Pulldown Resistor: 50 kΩ
• 5 V or 3 V input
VCC
P
O
N
N
VSS
VSS
VCC
• CMOS Input
• 3 V input
P
P
R
N
VSS
Digital input
(Continued)
54
MB91360G Series
Type
Q/Q1
Circuit type
R
Remarks
P
Digital output
N
Digital output
• Q : CMOS Input,
STOP control,
IOH = 4 mA, IOL = 4 mA
• Q1 : CMOS Input,
STOP control,
IOH = 8 mA, IOL = 8 mA
VSS
Digital input
Stop control
VCC
P
S
R
P
Digital output
N
Digital output
•
•
•
•
CMOS Schmitt-Trigger Input
STOP control
Pullup Resistor : 10 kΩ
IOH = 4 mA, IOL = 4 mA
VSS
Digital input
Stop control
• CMOS Input
• Can withstand high VID for flash
programming
T
Control signal
MD Input
R
VCC
VCC
P
U
P
• CMOS Schmitt-Trigger Input
• Pullup Resistor to the core : 50 kΩ
• 3 V and 5 V input
N
R
VSS
VSS
Digital input
(Continued)
55
MB91360G Series
Type
Circuit type
Remarks
VCC
P
V
R
P
Digital output
N
Digital output
•
•
•
•
CMOS Schmitt-Trigger Input
STOP control
Pullup Resistor: 50 kΩ
IOH = 4 mA, IOL = 4 mA
VSS
Digital input
Stop control
• CMOS Input
• 3 V input
3V
W
R
P
Digital output
N
Digital output
VSS
Digital input
• Tristate Output, 3 V
3V
P
Digital output
N
Digital output
X
VSS
Y
R
P
Digital output
N
Digital output
• CMOS Input in I2C mode operating as open
drain outputs
• STOP control
• IOH = 3 mA, IOL = 3 mA
VSS
Digital input
Stop control
(Continued)
56
MB91360G Series
(Continued)
Type
Circuit type
Remarks
2
YA
R
P
Digital output
N
Digital output
• I/O in I C mode operating as open drain
outputs
• CMOS Schmitt-Trigger Input
• STOP control
• IOH = 3 mA, IOL = 3 mA
VSS
Digital input
Stop control
Note : Symbols used in circuit types (Common to all circuit diagrams)
P : P channel transistor
N : N channel transistor
R : Diffusion resistor
57
MB91360G Series
Circuit
Type
A
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Automotive Schmitt-Trigger Input, STOP control
B
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Automotive Schmitt-Trigger Input, Analog Input, STOP control
C
Analog Output
D
Analog Input
E
CMOS Schmitt-Trigger Input, Pull-up Resistor : 50 kΩ,
F
CMOS Schmitt-Trigger Input
G
Tristate Output, IOH = 4 mA / IOL = 4 mA
H
4 MHz Oscillator Pin
I
32 kHz Oscillator pin
J
I/O, IOH = 14 mA / IOL = 24 mA, CMOS Automotive Schmitt-Trigger Input, STOP control (LED)
K
I/O, IOH = 30 mA / IOL = 30 mA, CMOS Automotive Schmitt-Trigger Input, STOP control, slew rate
improved for EMC (SMC)
L
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Input : 5 V or 3 V input
M
I/O, IOH = 30 mA / IOL = 30 mA, CMOS Automotive Schmitt-Trigger Input, Analog Input, STOP control,
slew rate improved for EMC (SMC)
N
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Input : 5 V or 3 V input, Pulldown Resistor: 50 kΩ
O
CMOS Input : 5 V or 3 V input, Pulldown Resistor : 50 kΩ
P
CMOS Input : 3 V input
Q
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Input, STOP control
Q1
I/O, IOH = 8 mA / IOL = 8 mA, CMOS Input, STOP control
R
AVRL / AVRH Input
S
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Input, STOP control, Pull-up Resistor: 10 kΩ,
T
CMOS Input, can withstand VID for flash programming
U
CMOS Schmitt-Trigger Input, Pull-up Resistor : 50 kΩ, 3.3 V and 5 V inputs to core
W
I/O, IOH = 4 mA / IOL = 4 mA, CMOS Input : 3 V input
X
Tristate Output, IOH = 4 mA / IOL = 4 mA, 3 V
Y
I/O, IOH = 3 mA / IOL = 3 mA (I2C) , CMOS Input, STOP control
YA
58
Description
I/O, IOH = 3 mA / IOL = 3 mA (I2C) , CMOS Schmitt-Trigger Input, STOP control
MB91360G Series
■ HANDLING DEVICES
1. Preventing Latch-up
Latch-up may occur in a CMOS IC if a voltage greater than VDD or less than VSS is applied to an input or output
pin or if the voltage applied between VDD and VSS exceeds the rating. If latch-up occurs, the power supply current
increases rapidly resulting in thermal damage to circuit elements. Therefore, ensure that maximum ratings are
not exceeded in circuit operation.
2. Connecting Unused Pins
Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the
device. Therefore they must be tied to VDD or VSS through resistors. In this case those resistors should be more
than 2 kΩ.
Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above
described connection.
The resistor of more than 2 kΩ is used to limit currents through the protection diodes. In case of voltages at the
not used pin of 0.3 V or more below VSS or 0.3 V or more above VDD currents which could cause latch-up will
flow through those diodes.
3. External Reset Input
When inputting an “L” level to the INITX pin, hold this low level at the INITX pin long enough so that after release
of the low level at INITX and the passing of the built in waiting time stable oscillation of the oscillation circuit is
achieved. INITX must be pulled low for at least 8 cycles of the 4 MHz oscillation clock.
4. Power Supply Pins
All VDD pins should be connected to the same potential (exception can be the external bus interface on F362GB
and F369GA) . The analogue supply voltage (AVCC) must not be turned on before the digital supply voltage. If
the external bus interface is supplied with 3.3 V this voltage also must not be turned on before the 5 V digital
voltage has been switched on. If the supply voltage to the external bus interface is switched off (it may not be
tristate but should be pulled low) it must be made sure that all related signals do not have a voltage higher than
this pulled down supply.
When multiple VDD and VSS pins are provided, be sure to connect all VDD and VSS pins to the power supply or
ground externally. Although pins at the same potential are connected together in the internal device design so
as to prevent malfunctions such as latch-up, connecting all VDD and VSS pins appropriately minimizes unwanted
radiation, prevents malfunction of strobe signals due to increases in the ground level, and keeps the overall
output current rating.
Also, take care to connect VDD and VSS to current source in the lowest possible impedance.
Connection of a ceramic bypass capacitor of approximately 0.1 µF between VDD and VSS close to the device is
recommended.
The MB91360G series contains a regulator. To use the device with the 5-V power supply, supply 5-V power to
the VCC pins and be sure to connect a bypass capacitor of 10 µF parallel to 10 nF to the VCC3C pin for the regulator.
[Use with 5-V power supply]
5V
VCC
5V
AVCC
AVRH
VCC3C
10 µF
10 nF
AVSS
VSS
GND
59
MB91360G Series
5. Crystal Oscillator Circuit
Noise in the vicinity of the X0 and X1 pins can be a cause of device malfunction. Design the circuit board so that
X0, X1, the crystal oscillator (or ceramic oscillator) , and the bypass capacitor to ground are located as close to
the device as possible.
A printed circuit board design that surrounds the X0 and X1 pins with ground provides for stable operation and
is strongly recommended.
6. Using an External Clock
To use an external clock, drive X0 pin only and leave X1 pin open.
Below is a diagram of how to use external clock.
MB91360G Series
X0
X1
7. Mode Pins
Connect the mode pins (MD0 to MD2) directly to VDD or VSS.
To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to
minimize the distance from the mode pins to VDD or VSS and to provide a low-impedance connection.
8. Turning the Power Supply on
Immediately after power on always execute INIT at the INITX pin (start with a low level at the INITX pin) . Hold
this low level at the INITX pin long enough so that after release of the low level at INITX and the passing of the
built in waiting time stable oscillation of the oscillation circuit is achieved. INITX must be pulled low for at least
8 cycles of the 4 MHz oscillation clock.
The analogue supply voltage (AVCC) must not be turned on before the digital supply voltage. If the external bus
interface is supplied with 3.3 V this voltage also must not be turned on before the 5 V digital voltage has been
switched on.
9. A State in Turning Power on
As long as the minimum operating voltage has not been reached during power-on the output pin levels are not
guaranteed.
10. Note on During Operation of PLL Clock Mode
If the PLL clock mode is selected, the microcontroller attempts to be working with the self-frequency of the selfoscillating circuit within the PLL even when there is no external oscillator or external clock input is stopped.
Performance of this operation, however, cannot be guaranteed.
11. The Function of the Watchdog Timer
The watchdog timer in this model has the functions watching that the program performs the delay of reset within
a fixed period and resetting the CPU when the delay of reset is not performed because of the program malfunction.
60
MB91360G Series
Therefore, once the function of the watchdog timer is enabled, the watchdog timer keeps on operating until the
reset operation.
As an exceptional processing, the watchdog timer performs the delay of reset automatically under the condition
in which the CPU program operation is stopped. Please refer to the explanation item of the function of the
watchdog timer about the exceptional condition.
By the way, if above condition will be issued by the system program or hardware malfunction, a watchdog reset
may be not performed. In this case please perform the reset operation (INIT) by using the external INITX pin.
61
MB91360G Series
■ BLOCK DIAGRAM
Clock
Generation
FR50
Core
User RAM
D-bus
32
Watchdog
Timer
Instruction
Cache/RAM
32
Bit Search
Module
Boot ROM
2 KB
F-bus RAM
32
DMA
Controller
Bus
Converter
32
FlashMemory
32
R-bus
Adapter
External Bus
External Bus
Interface
16
SIO Prescaler/
SIO
ADC
DAC
CAN
External
Interrupt
U-Timer/
UART
Sub clock
Calibration
I2C
Reload
Timer
Alarm
Comparator
Real Time
Clock
Power Down
Reset
ICU
Free Running
Timer
OCU
Voltage
Regulator
LED
62
Sound
Generator
Stepper Motor
Control
Prog. Pulse
Generator
MB91360G Series
■ CPU CORE
1. Memory Space
0000 0000H
Byte data I/O
0000 0100H
Halfword data I/O
0000 0200H
Word data I/O
0000 0400H
Direct addressing area
• Byte data access : 000H to 0FFH
• Halfword data access: 000H to 1FFH
• Word data access: 000H to 3FFH
Other I/O
0000 0800H
000F FC00H
Initial vector table area
000F FFFFH
FFFF FFFFH
63
MB91360G Series
2. Dedicated Registers
Each of the dedicated registers is used for a particular purpose. The dedicated registers consist of the program
counter (PC) , program status (PS) , table base register (TBR) , return pointer (RP) , system stack pointer (SS
P) , user stack pointer (USP) , and multiplication and division result registers (MDH/MDL) .
32 bits
Program counter
PC
Program status
PS
Table base register
Initial value
XXXX XXXXH (Indeterminate)
000F FC00H
TBR
Return pointer
XXXX XXXXH (Indeterminate)
RP
System stack pointer
SSP
0000 0000H
User stack pointer
USP
XXXX XXXXH (Indeterminate)
Multiplication and division
results resisters
MDH
XXXX XXXXH (Indeterminate)
MDL
XXXX XXXXH (Indeterminate)
(1) Program status (PS)
Bit position
31
20
16
⎯
ILM
CCR : Condition Code Register
SCR : System Condition Code Register
ILM : Interrupt Level Mask
64
10
0
8 7
⎯
SCR
CCR
MB91360G Series
(2) Condition code register (CCR)
(Bit)
7
6
5
4
3
2
1
0
Initial value
⎯
⎯
S
I
N
Z
V
C
--00XXXXB
(3) System condition code register (SCR)
(Bit) 10
9
8
Initial value
D1
D0
T
XX0B
19
18
17
(4) Interrupt level mask register (ILM)
(Bit)
20
16
ILM4 ILM3 ILM2 ILM1 ILM0
Initial value
01111B
65
MB91360G Series
3. General-Purpose Registers
The general-purpose registers are CPU registers R0 to R15. The register are used as the accumulator for
operations and as pointers (a field indicating an address) for memory access. The user can specify the purpose
for which the general-purpose registers are used.
Register bank structure
32-bits
R0
Initial value
XXXX XXXXH
R1
R12
R13
AC (Accumulator)
R14
FP (Frame Pointer)
XXXX XXXXH
R15
SP (Stack Pointer)
0000 0000H
Among 16 general-purpose registers, the following registers assume a special purpose. This enhances some
instructions.
R13 : Virtual accumulator (AC)
R14 : Frame pointer (FP)
R15 : Stack pointer (SP)
The initial value of R0 to R14 after a reset is indeterminate. The initial value of R15 is 00000000H (SSP value) .
66
MB91360G Series
■ MODE SETTING
The FR50 of devices uses mode pins (MD2 to MD0) and a mode register (MODR) to set the operation mode.
(1) Mode Pins
Three mode pins (MD2 to MD0) are used to specify the reset mode vector access area.
Mode Pins
Reset vector
Mode name
Remarks
access area
MD2
MD1
MD0
0
0
0
Internal ROM mode vector
Internal
0
0
1
External ROM mode vector
External
⎯
⎯
remaining settings
The mode register is used to set the bus
width.
Reserved
(2) Mode Register (MODR)
The data to be written to 0000 07FDH using mode vector fetch is called mode data.
MODR is located at 0000 07FDH. After an operation mode has been set in MODR, the device operates in this
operation mode. MODR is set only when a reset factor (INIT level) occurs. User programs cannot write data to
MODR.
< Mode Register (MODR) >
Address
0000 07FDH
7
6
5
4
3
2
1
0
0
0
0
0
0
ROMA
WTH1
WTH0
Initial value
XXXXXXXXB
Operation mode setting bit
[Bits 7 to 3] : (Reserved bits)
Always set 00000 at bits 7 to 3. Operation is not guaranteed when other values are set.
[Bit 2] : ROMA (internal ROM enable bit)
The ROMA bit is used to set whether to validate the internal ROM area (F-bus memory area) .
ROMA
Function
Remarks
0
External ROM mode
1
Internal ROM mode
Access to the F-bus area is external.
67
MB91360G Series
[Bits 1 and 0] : WTH1 and WTH0 (bus width/single chip mode specifying bits)
The WTH1 and WTH0 bits are used to set the bus width (valid when operation mode is external bus mode) and
the single chip mode. When the operation mode is the external bus mode, this value is set at the BW1 and BW0
bits of AMD0 (CS0 area) .
WTH1
WTH0
Function
Remarks
0
0
8-bit bus width
External bus mode
0
1
16-bit bus width
External bus mode
1
0
32-bit bus width
External bus mode
1
1
Single chip mode
(3) Fixed Vector
If MB91360 series devices are started in mode MD[2 : 0] = 000, the internal fixed mode vector (FMV = 0x06)
and the fixed reset vector are used. The fixed reset vector points to the start address of the internal Boot ROM.
This enables access to the F-bus area, to the internal CAN modules and the internal flash memory.
See also section Boot ROM.
68
MB91360G Series
■ I/O MAP
• How to Read the I/O Map
Register
Address
000014H
+0
+1
+2
+3
Internal
peripheral
circuit
PDRG [R/W]
XXXXXX - -
PDRH [R/W]
XXXXXXXX
PDRI [R/W]
----XXXX
⎯
Port data
register
Read/write attribute
Register initial value after a reset (bit initial values)
“1” : initial value “1”, ”0” : initial value “0”,
“x” : initial value “X” (Undefined) ,
“-” indicates non-existent bits
Register name (The register in column 1 is at address 4n,
the register in column 2 at 4n + 1, and so on.)
Address of far left of register (+0) , +1, +2, and +3 each increment the address by one. When performing word
access, the register in column 1 is placed at the MSB end of the data.
Note : Do not use RMW instructions on registers containing write-only (W) bits.
RMW instructions (RMW : read-modify-write) :
AND
Rj, @Ri
OR
Rj, @Ri
EOR
Rj, @Ri
ANDH
Rj, @Ri
ORH
Rj, @Ri
EORH
Rj, @Ri
ANDB
Rj, @Ri
ORB
Rj, @Ri
EORB
Rj, @Ri
BANDL
#u4, @Ri BORL
#u4, @Ri BEORL
#u4, @Ri
BANDH #u4, @Ri BORH #u4, @Ri BEORH #u4, @Ri
The data in reserved areas and areas marked “⎯” is indeterminate.
Do not use those areas.
69
MB91360G Series
Address
Register
+0
+1
+2
+3
000000H
Reserved
Reserved
Reserved
Reserved
000004H
Reserved
Reserved
Reserved
PDR7 [R/W]
1111XXXX
000008H
PDR8 [R/W]
XXXXXXXX
PDR9 [R/W]
XXXXXXX1
⎯
PDRB [R/W]
XXXXXXXX
Block
T-unit
Port Data
Register
⎯
00000CH
000010H
PDRG [R/W]
XXXXXXXX
PDRH [R/W]
XXXXXXXX
PDRI [R/W]
X---X---
PDRJ [R/W]
XXXXXXXX
000014H
PDRK [R/W]
XXXXXXXX
PDRL [R/W]
XXXXXXXX
PDRM [R/W]
- - - - XXXX
PDRN [R/W]
- - XXXXXX
000018H
PDRO [R/W]
XXXXXXXX
PDRP [R/W]
XXXXXXXX
PDRQ [R/W]
- - XXXXXX
PDRR [R/W]
XXXXXXXX
00001CH
PDRS [R/W]
XXXXXXXX
⎯
⎯
⎯
000020H
to
00003CH
⎯
000040H
EIRR [R/W]
00000000
ENIR [R/W]
00000000
000044H
DICR [R/W]
-------0
HRCL [R/W, R]
0 - - 11111
R-bus
Port Data
Register
Reserved
ELVR [R/W]
00000000 00000000
CLKR2 [R/W]
- - - - - 000
reserved
000048H
TMRLR0 [W]
XXXXXXXX XXXXXXXX
TMR0 [R]
XXXXXXXX XXXXXXXX
00004CH
⎯
TMCSR0 [R/W]
- - - - 0000 - - - 00000
000050H
TMRLR1 [W]
XXXXXXXX XXXXXXXX
TMR1 [R]
XXXXXXXX XXXXXXXX
000054H
⎯
TMCSR1 [R/W]
- - - - 0000 - - - 00000
000058H
TMRLR2 [W]
XXXXXXXX XXXXXXXX
TMR2 [R]
XXXXXXXX XXXXXXXX
00005CH
⎯
TMCSR2 [R/W]
- - - - 0000 - - - 00000
000060H
SSR0 [R/W]
00001 - 00
SIDR0 [R/W]
XXXXXXXX
SCR0 [R/W, W]
00000100
SMR0 [R/W, W]
00 - - 0 - 00
000064H
ULS0 [R/W]
- - - - 0000
⎯
⎯
⎯
Ext int/NMI
DLYI/I-unit
RTC
Reload Timer 0
Reload Timer 1
Reload Timer 2
UART0
(Continued)
70
MB91360G Series
Address
000068H
Register
+0
+1
UTIM0/UTIMR0 [R/W]
00000000 00000000
+2
+3
DRCL0 [W]
--------
UTIMC0 [R/W]
0 - - - 0001
00006CH
SSR1 [R/W, R]
00001 - 00
SIDR1 [R/W]
XXXXXXXX
SCR1 [R/W, W]
00000100
SMR1 [R/W, W]
00 - - 0 - 00
000070H
ULS1 [R/W]
- - - - 0000
⎯
⎯
⎯
DRCL1 [W]
--------
UTIMC1 [R/W]
0 - - - 0001
000074H
UTIM1/UTIMR1 [R/W]
00000000 00000000
000078H
SSR2 [R/W, R]
00001 - 00
SIDR2 [R/W]
XXXXXXXX
SCR2 [R/W, W]
00000100
SMR2 [R/W, W]
00 - - 0 - 00
00007CH
ULS2 [R/W]
- - - - 0000
⎯
⎯
⎯
Block
U-TIMER 0
UART1
U-TIMER 1
UART2
000080H
UTIM2/UTIMR2 [R/W]
00000000 00000000
DRCL2 [W]
--------
UTIMC2 [R/W]
0 - - - 0001
U-TIMER2
000084H
SMCS0 [R/W, R]
00000010 - - - - 00-0
SES0 [R/W]
- - - - - - 00
SDR0 [R/W]
00000000
SIO 0
000088H
SMCS1 [R/W, R]
00000010 - - - - 00 - 0
SES1 [R/W]
- - - - - - 00
SDR1 [R/W]
00000000
SIO 1
CDCR1 [R/W]
0 - - - 1111
Reserved
SIO 0/1
Prescaler
00008CH
CDCR0 [R/W]
0 - - - 1111
Reserved
⎯
000090H
Reserved
000094H
⎯
⎯
⎯
⎯
000098H
⎯
⎯
⎯
⎯
00009CH
ADMD [R/W, W]
- - - X0000
ADCH [R/W]
00000000
⎯
ADCS [R/W, W]
0000 - - 00
⎯
ADBL [R/W]
-------0
0000A0H
0000A4H
0000A8H
0000ACH
ADCD [R/W]
000000XX XXXXXXXX
⎯
DACR [R/W]
- - - - - 000
DADR1 [R/W]
- - - - - - XX XXXXXXXX
IOTDBL0 [R/W]
- - - - - 000
ICS01 [R/W]
00000000
DADR0 [R/W]
- - - - - - XX XXXXXXXX
⎯
DDBL [R/W]
-------0
IOTDBL1 [R/W]
- - - - - 000
ICS23 [R/W]
00000000
0000B0H
IPCP0 [R]
XXXXXXXX XXXXXXXX
IPCP1 [R]
XXXXXXXX XXXXXXXX
0000B4H
IPCP2 [R]
XXXXXXXX XXXXXXXX
IPCP3 [R]
XXXXXXXX XXXXXXXX
Reserved
A/D Converter
DAC
Input Capture
0, 1, 2, 3
(Continued)
71
MB91360G Series
Address
Register
+0
+1
+2
+3
0000B8H
OCS01 [R/W]
- - - 0 - - 00 0000 - - 00
reserved
0000BCH
OCCP0 [R/W]
XXXXXXXX XXXXXXXX
OCCP1 [R/W]
XXXXXXXX XXXXXXXX
0000C0H
OCCP2 [R/W]
XXXXXXXX XXXXXXXX
OCCP3 [R/W]
XXXXXXXX XXXXXXXX
⎯
0000C4H
Block
Output Compare
0, 1, 2.3
Reserved
0000C8H
TCDT0 [R/W]
XXXXXXXX XXXXXXXX
⎯
TCCS0 [R/W]
- 0000000
Free Running
Counter 0 for
ICU/OCU
0000CCH
TCDT1 [R/W]
XXXXXXXX XXXXXXXX
⎯
TCCS1 [R/W]
- 0000000
Free Running
Counter 1 for
ICU/OCU
0000D0H
ZPD0 [R/W]
00000010
PWC0 [R/W]
- - 000 - - 0
ZPD1 [R/W]
00000010
PWC1 [R/W]
00000 - - 0
SMC 0, 1
0000D4H
ZPD2 [R/W]
00000010
PWC2 [R/W]
- - 000 - - 0
ZPD3 [R/W]
00000010
PWC3 [R/W]
00000 - - 0
SMC 2, 3
0000D8H
PWC20 [R/W]
XXXXXXXX
PWC10 [R/W]
XXXXXXXX
PWS20 [R/W]
- 0000000
PWS10 [R/W]
- - 000000
SMC 0
0000DCH
PWC21 [R/W]
XXXXXXXX
PWC11 [R/W]
XXXXXXXX
PWS21 [R/W]
- 0000000
PWS11 [R/W]
- - 000000
SMC 1
0000E0H
PWC22 [R/W]
XXXXXXXX
PWC12 [R/W]
XXXXXXXX
PWS22 [R/W]
- 0000000
PWS12 [R/W]
- - 000000
SMC 2
0000E4H
PWC23 [R/W]
XXXXXXXX
PWC13 [R/W]
XXXXXXXX
PWS23 [R/W]
- 0000000
PWS13 [R/W]
- - 000000
SMC 3
0000E8H
SMDBL0 [R/W]
-------0
SMDBL1 [R/W]
------0
SMDBL2 [R/W]
-------0
SMDBL3 [R/W]
-------0
SMC 0, 1, 2, 3
0000ECH
⎯
SGDBL [R/W]
-------0
0000F0H
SGAR [R/W]
00000000
SGFR [R/W]
XXXXXXXX
0000F4H
⎯
WTDBL [R/W]
-------0
0000F8H
⎯
0000FCH
WTHR [R/W]
- - - 00000
000100H
000104H
SGCR [R/W, R]
0 - - - - - 00 000 - - 000
SGTR [R/W]
XXXXXXXX
SGDR [R/W]
XXXXXXXX
WTCR [R/W, R]
00000000 000 - 00 - 0
WTBR [R/W]
- - - XXXXX XXXXXXXX XXXXXXXX
WTMR [R/W]
- - 000000
Sound
generator
WTSR [R/W]
- - 000000
Real Time Clock
(WatchTimer)
⎯
TMRLR3 [W]
XXXXXXXX XXXXXXXX
TMR3 [R]
XXXXXXXX XXXXXXXX
⎯
TMCSR3 [R/W]
- - - - XX - - - - - XXXXX
Reload Timer 3
(Continued)
72
MB91360G Series
Address
Register
+0
+1
+2
+3
Block
000108H
TMRLR4 [W]
XXXXXXXX XXXXXXXX
TMR4 [R]
XXXXXXXX XXXXXXXX
00010CH
⎯
TMCSR4 [R/W]
- - - - XX - - - - - XXXXX
000110H
TMRLR5 [W]
XXXXXXXX XXXXXXXX
TMR5 [R]
XXXXXXXX XXXXXXXX
000114H
⎯
TMCSR5 [R/W]
- - - - XX - - - - - XXXXX
000118H
GCN10 [R/W]
00110010 00010000
PDBL0 [R/W]
- - - 00000
GCN20 [R/W]
- - - - 0000
PWM Control 0
00011CH
GCN11 [R/W]
00110010 00010000
PDBL1 [R/W]
- - - 00000
GCN21 [R/W]
- - - - 0000
PWM Control 1
000120H
PTMR0 [R]
11111111 11111111
000124H
PDUT0 [W]
XXXXXXXX XXXXXXXX
000128H
PTMR1 [R]
11111111 11111111
00012CH
PDUT1 [W]
XXXXXXXX XXXXXXXX
000130H
PTMR2 [R]
11111111 11111111
000134H
PDUT2 [W]
XXXXXXXX XXXXXXXX
000138H
PTMR3 [R]
11111111 11111111
00013CH
PDUT3 [W]
XXXXXXXX XXXXXXXX
000140H
PTMR4 [R]
11111111 11111111
000144H
PDUT4 [W]
XXXXXXXX XXXXXXXX
000148H
PTMR5 [R]
11111111 11111111
00014CH
PDUT5 [W]
XXXXXXXX XXXXXXXX
000150H
PTMR6 [R]
11111111 11111111
000154H
PDUT 6 [W]
XXXXXXXX XXXXXXXX
PCSR0 [W]
XXXXXXXX XXXXXXXX
PCNH0 [R/W]
0000000 -
PCNL0 [R/W]
000000 - 0
PCSR1 [W]
XXXXXXXX XXXXXXXX
PCNH1 [R/W]
0000000 -
PCNL1 [R/W]
000000 - 0
PCSR2 [W]
XXXXXXXX XXXXXXXX
PCNH2 [R/W]
0000000 -
PCNL2 [R/W]
000000 - 0
PCSR3 [W]
XXXXXXXX XXXXXXXX
PCNH3 [R/W]
0000000 -
PCNL3 [R/W]
000000 - 0
PCSR4 [W]
XXXXXXXX XXXXXXXX
PCNH4 [R/W]
0000000 -
PCNL4 [R/W]
000000 - 0
PCSR5 [W]
XXXXXXXX XXXXXXXX
PCNH5 [R/W]
0000000 -
PCNL5 [R/W]
000000 - 0
PCSR6 [W]
XXXXXXXX XXXXXXXX
PCNH6 [R/W]
0000000 -
PCNL6 [R/W]
000000 - 0
Reload Timer 4
Reload Timer 5
PWM0
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
(Continued)
73
MB91360G Series
Address
Register
+0
+1
000158H
PTMR7 [R]
11111111 11111111
00015CH
PDUT7 [W]
XXXXXXXX XXXXXXXX
+2
+3
PCSR7 [W]
XXXXXXXX XXXXXXXX
PCNH7 [R/W]
0000000 -
PCNL7 [R/W]
000000 - 0
⎯
000160H
Block
PWM7
Reserved
000164H
CMCR [R/W]
11111111 0000000
CMPR [R/W]
- - - -1001 1 - - -0001
000168H
CMLS0 [R/W]
01110111 1111111
CMLS1 [R/W]
01110111 1111111
00016CH
CMLS2 [R/W]
01110111 1111111
CMLS3 [R/W]
01110111 1111111
000170H
CMLT0 [R/W, R]
- - - - -100 00000010
CMLT1 [R/W, R]
11110100 00000010
000174H
CMLT2 [R/W]
- - - - -100 00000010
CMLT3 [R/W, R]
- - - - -100 00000010
000178H
CMAC [R/W]
11111111 1111111
CMTS [R]
- -000001 01111111
Clock Modulation
00017CH
⎯
PDRCR [R/W]
- - - - - 000
⎯
⎯
Power down reset
000180H
ACCDBL[R/W]
-------0
ACSR [R/W, R]
-11XXX00
⎯
⎯
Alarm comparator
000184H
IBCR2 [R/W]
00000000
IBSR2 [R]
00000000
ITBAH [R/W]
- - - - - - 00
ITBAL [R/W]
00000000
000188H
ITMKH [R/W, R]
00 - - - - 11
ITMKL [R/W]
11111111
ISMK [R/W]
01111111
ISBA [R/W]
- 0000000
00018CH
IDARH [-]
00000000
IDAR2 [R/W]
00000000
ICCR2 [R/W]
- 0011111
IDBL2 [R/W]
-------0
000190H
CUCR [R/W, R]
- - - - - - - - - - - 0 - -00
CUTD [R/W]
10000000 00000000
000194H
CUTR1 [R]
- - - - - - - - 00000000
CUTR2 [R]
00000000 00000000
000198H
to
0001F8H
0001FCH
⎯
⎯
⎯
I2C (new)
Calibration Unit of
32 kHz oscillator
Reserved
F362MD [R/W]
00000000
000200H
DMACA0 [R/W]
00000000 0000XXXX XXXXXXXX XXXXXXXX
000204H
DMACB0 [R/W]
00000000 00000000 XXXXXXXX XXXXXXXX
⎯
F362GB
Mode Register
DMAC
(Continued)
74
MB91360G Series
Address
Register
+0
+1
+2
+3
000208H
DMACA1 [R/W]
00000000 0000XXXX XXXXXXXX XXXXXXXX
00020CH
DMACB1 [R/W]
00000000 00000000 XXXXXXXX XXXXXXXX
000210H
DMACA2 [R/W]
00000000 0000XXXX XXXXXXXX XXXXXXXX
000214H
DMACB2 [R/W]
00000000 00000000 XXXXXXXX XXXXXXXX
000218H
DMACA3 [R/W]
00000000 0000XXXX XXXXXXXX XXXXXXXX
00021CH
DMACB3 [R/W]
00000000 00000000 XXXXXXXX XXXXXXXX
000220H
DMACA4 [R/W]
00000000 0000XXXX XXXXXXXX XXXXXXXX
000224H
DMACB4 [R/W]
00000000 00000000 XXXXXXXX XXXXXXXX
000228H
to
00023CH
⎯
000240H
DMACR [R/W]
00 - - 0000 - - - - - - - - - - - - - - - - - - - - - - - -
000244H
to
0002FCH
⎯
000300H
IRBS [R/W, R]
00000000 00000001 00100000 - - - - - - - -
000304H
000308H
to
0003E0H
0003E4H
0003E8H
to
0003ECH
⎯
⎯
Instruction Cache
Reserved
ICHCR [R/W]
0-000000
⎯
DMAC
Reserved
ISIZE [R/W]
- - - - - -11
⎯
Block
Instruction Cache
Reserved
(Continued)
75
MB91360G Series
Address
Register
+0
+1
+2
+3
0003F0H
BSD0 [W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003F4H
BSD1 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003F8H
BSDC [W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
0003FCH
BSRR [R]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Bit Search
Module
000400H
DDRG [R/W]
00000000
DDRH [R/W]
00000000
DDRI [R/W]
- - - -0- - -
DDRJ [R/W]
00000000
000404H
DDRK [R/W]
00000000
DDRL [R/W]
00000000
DDRM [R/W]
- - - -0000
DDRN [R/W]
- -000000
000408H
DDRO [R/W]
00000000
DDRP [R/W]
00000000
DDRQ [R/W]
- -000000
DDRR [R/W]
00000000
00040CH
DDRS [R/W]
00000000
⎯
⎯
⎯
000410H
PFRG [R/W]
00000000
PFRH [R/W]
00000000
PFRI [R/W]
- - - -0- - -
PFRJ [R/W]
00000000
000414H
PFRK [R/W]
00000000
PFRL [R/W]
00000000
PFRM [R/W]
- - - -0000
PFRN [R/W]
- -000000
000418H
PFRO [R/W]
00000000
PFRP [R/W]
00000000
PFRQ [R/W]
- -000000
PFRR [R/W]
00000000
00041CH
PFRS [R/W]
00000000
⎯
⎯
⎯
000420H
to
00043CH
Block
⎯
R-bus
Data Direction
Register
R-bus
Port Function
Register
Reserved
000440H
ICR00 [R/W, R]
- - -11111
ICR01 [R/W, R]
- - -11111
ICR02 [R/W, R]
- - -11111
ICR03 [R/W, R]
- - -11111
000444H
ICR04 [R/W, R]
- - -11111
ICR05 [R/W, R]
- - -11111
ICR06 [R/W, R]
- - -11111
ICR07 [R/W, R]
- - -11111
000448H
ICR08 [R/W, R]
- - -11111
ICR09 [R/W, R]
- - -11111
ICR10 [R/W, R]
- - -11111
ICR11 [R/W, R]
- - -11111
00044CH
ICR12 [R/W, R]
- - -11111
ICR13 [R/W, R]
- - -11111
ICR14 [R/W, R]
- - -11111
ICR15 [R/W, R]
- - -11111
000450H
ICR16 [R/W, R]
- - -11111
ICR17 [R/W, R]
- - -11111
ICR18 [R/W, R]
- - -11111
ICR19 [R/W, R]
- - -11111
000454H
ICR20 [R/W, R]
- - -11111
ICR21 [R/W, R]
- - -11111
ICR22 [R/W, R]
- - -11111
ICR23 [R/W, R]
- - -11111
000458H
ICR24 [R/W, R]
- - -11111
ICR25 [R/W, R]
- - -11111
ICR26 [R/W, R]
- - -11111
ICR27 [R/W, R]
- - -11111
Interrupt Control
unit
(Continued)
76
MB91360G Series
Address
Register
+0
+1
+2
+3
00045CH
ICR28 [R/W, R]
- - -11111
ICR29 [R/W, R]
- - -11111
ICR30 [R/W, R]
- - -11111
ICR31 [R/W, R]
- - -11111
000460H
ICR32 [R/W, R]
- - -11111
ICR33 [R/W, R]
- - -11111
ICR34 [R/W, R]
- - -11111
ICR35 [R/W, R]
- - -11111
000464H
ICR36 [R/W, R]
- - -11111
ICR37 [R/W, R]
- - -11111
ICR38 [R/W, R]
- - -11111
ICR39 [R/W, R]
- - -11111
000468H
ICR40 [R/W, R]
- - -11111
ICR41 [R/W, R]
- - -11111
ICR42 [R/W, R]
- - -11111
ICR43 [R/W, R]
- - -11111
00046CH
ICR44 [R/W, R]
- - -11111
ICR45 [R/W, R]
- - -11111
ICR46 [R/W, R]
- - -11111
ICR47 [R/W, R]
- - -11111
000470H
to
00047CH
⎯
RSRR [R, R/W]
10000-00
STCR [R/W]
00110011
TBCR [R/W]
00XXXX00
CTBR [W]
XXXXXXXX
000484H
CLKR [R/W]
00000000
WPR [W]
XXXXXXXX
DIVR0 [R/W]
00000011
DIVR1 [R/W]
00000000
⎯
⎯
⎯
⎯
⎯
000604H
⎯
⎯
⎯
DDR7 [R/W]
00000000
000608H
DDR8 [R/W]
00000000
DDR9 [R/W]
00000000
⎯
DDRB [R/W]
00000000
T-unit
Port Direction
Register
⎯
00060CH
000610H
⎯
⎯
⎯
⎯
000614H
⎯
⎯
⎯
PFR7 [R/W]
00001111
000618H
PFR8 [R/W]
111110--
PFR9 [R/W]
11110101
⎯
PFRB [R/W]
00000000
00061CH
⎯
000620H
⎯
000628H
to
00063FH
Clock Control unit
Reserved
000600H
000624H
Interrupt Control
unit
Reserved
000480H
000488H
to
0005FCH
Block
T-unit
Port Function
Register
PFR27 [R/W]
1111-00-
⎯
⎯
Reserved
(Continued)
77
MB91360G Series
Address
Register
+0
+1
+2
+3
000640H
ASR0 [W]
00000000 00000000
AMR0 [W]
11111000 11111111
000644H
ASR1 [W]
00000000 00000000
AMR1 [W]
00000000 00000000
000648H
ASR2 [W]
00000000 00000000
AMR2 [W]
00000000 00000000
00064CH
ASR3 [W]
00000000 00000000
AMR3 [W]
00000000 00000000
000650H
ASR4 [W]
00000000 00000000
AMR4 [W]
00000000 00000000
000654H
ASR5 [W]
00000000 00000000
AMR5 [W]
00000000 00000000
000658H
ASR6 [W]
00000000 00000000
AMR6 [W]
00000000 00000000
00065CH
ASR7 [W]
00000000 00000000
AMR7 [W]
00000000 00000000
000660H
AMD0 [R/W]
-0000111
AMD1 [R/W]
-0000000
AMD2 [R/W]
- -000000
AMD3 [R/W]
- -000000
000664H
AMD4 [R/W]
- -000000
AMD5 [R/W]
- -000000
AMD6 [R/W]
- -000000
AMD7 [R/W]
- -000000
000668H
CSE
11000011
⎯
⎯
⎯
⎯
00066CH
000670H
CHE
11111111
⎯
000800H
to
000AFCH
⎯
⎯
⎯
T-unit
⎯
000674H
to
0007F8H
0007FCH
Block
MODR [W]
XXXXXXXX
Reserved
⎯
⎯
⎯
Mode Register
Reserved
(Continued)
78
MB91360G Series
Address
Register
+0
+1
+2
+3
000B00H
ESTS0
X0000000
ESTS1
XXXXXXXX
ESTS2
XXXXXXXX
⎯
000B04H
ECTL0
0X000000
ECTL1
00000000
ECTL2
000X0000
ECTL3
00000X11
000B08H
ECNT0
XXXXXXXX
ECNT1
XXXXXXXX
EUSA
XXX0000X
EDTC
0000XXXX
000B0CH
EWPT
XXXXXXXX XXXXXXXX
⎯
000B10H
EDTR0
XXXXXXXX XXXXXXXX
EDTR1
XXXXXXXX XXXXXXXX
000B14H
to
000B1CH
⎯
000B20H
EIA0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B24H
EIA1
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B28H
EIA2
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B2CH
EIA3
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B30H
EIA4
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B34H
EIA5
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B38H
EIA6
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B3CH
EIA7
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B40H
EDTA
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B44H
EDTM
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B48H
EOA0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B4CH
EOA1
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B50H
EPCR
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B54H
EPSR
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Block
DSU
(Continued)
79
MB91360G Series
Address
Register
+0
+1
+2
+3
Block
000B58H
EIAM0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B5CH
EIAM1
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B60H
EOAM0/EODM0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B64H
EOAM1/EODM1
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B68H
EOD0
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
000B6CH
EOD1
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001000H
DMASA0 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001004H
DMADA0 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001008H
DMASA1 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
00100CH
DMADA1 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001010H
DMASA2 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001014H
DMADA2 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001018H
DMASA3 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
00101CH
DMADA3 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001020H
DMASA4 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001024H
DMADA4 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
001028H
to
003FFCH
⎯
Reserved
004000H
to
006FFFH
⎯
Reserved
DSU
DMAC
(Continued)
80
MB91360G Series
Register
+0
+1
+2
+3
007000H
FMCS [R, R/W]
1110X000
⎯
⎯
⎯
007004H
FMWT [R/W]
-0000011
⎯
⎯
⎯
Block
Flash Memory
Control
Register
007008H
to
00FFFCH
⎯
Reserved
010000H
to
010FFCH
Cache memory is only available on MB91FV360GA.
I-Cache 4 KB
011000H
to
011FFCH
Not available on MB91F364G.
On MB91FV360GA, the cache memory can be used in I-RAM mode.
I-RAM 4
4 KB
012000H
to
01FFFCH
⎯
Reserved
020000H
to
03BFFCH
⎯
Reserved
03C000H
to
03FFFCH
MB91F362GB, MB91F364G : Only 12 KB (03D000H to 03FFCH)
User RAM
16 KB
(D-bus)
040000H
to
043FFCH
MB91F362GB, MB91F364G : Only 4 KB (040000H to 040FFCH)
Fast RAM
16 KB
(F-bus)
044000H
to
0FEFFCH
⎯
Reserved
050000H
to
0507FCH
⎯
Boot ROM
2 KB
(F-bus)
050800H
to
07FFF4H
⎯
reserved
MB91F376G : Please refer
to the “■MB91F376G
Special I/O Map”.
Address
(Continued)
81
MB91360G Series
Register
+2
Block
+3
080000H
to
09FFFCH
Sector 0
64 KB
Sector 7
64 KB
0A0000H
to
0BFFFCH
Sector 1
64 KB
Sector 8
64 KB
0C0000H
to
0DFFFCH
Sector 2
64 KB
Sector 9
64 KB
0E0000H
to
0EFFFCH
Sector 3
32 KB
Sector 10
32 KB
0F0000H
to
0F3FFCH
Sector 4
8 KB
Sector 11
8 KB
0F4000H
to
0F7FFCH
Sector 5
8 KB
Sector 12
8 KB
0F8000H
to
0FFFF4H
Sector 6
16 KB
Sector 13
16 KB
0FFFF8H
FMV [R]
06 00 00 00H
Mode Vector
0FFFFCH
FRV [R]
00 05 00 00H (MB91F376G : 00 04 40 00H)
Fixed Reset
Vector
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
+1
512 KB Flash on F-bus
+0
256 KB Flash on F-bus
Address
Write operations to address 0FFFF8H and 0FFFFCH are not possible. When reading these addresses, the values
shown above will be read.
(Continued)
Note : For the 256 KB Flash macro, used only on the MB91F364G.
82
MB91360G Series
Register
+0
+1
+2
+3
100000H
BVALR0 [R/W]
00000000 00000000
TREQR0 [R/W]
00000000 00000000
100004H
TCANR0 [W]
00000000 00000000
TCR0 [R/W]
00000000 00000000
100008H
RCR0 [R/W]
00000000 00000000
RRTRR0 [R/W]
00000000 00000000
10000CH
ROVRR0 [R/W]
00000000 00000000
RIER0 [R/W]
00000000 00000000
100010H
CSR0 [R/W, R]
00000000 00000001
⎯
100014H
RTEC0 [R]
00000000 00000000
BTR0 [R/W]
-1111111 11111111
100018H
IDER0 [R/W]
XXXXXXXX XXXXXXXX
TRTRR0 [R/W]
00000000 00000000
10001CH
RFWTR0 [R/W]
XXXXXXXX XXXXXXXX
TIER0 [R/W]
00000000 00000000
Block
LEIR0 [R/W]
000-0000
100020H
AMSR0 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100024H
AMR00 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100028H
AMR10 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10002CH
to
100048H
GENERAL PURPOSE RAM [R/W]
10004CH
IDR00 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100050H
IDR10 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100054H
IDR20 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100058H
IDR30 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10005CH
IDR40 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100060H
IDR50 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100064H
IDR60 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100068H
IDR70 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
CAN 0
Remark :
Address range for
CAN 0 to CAN 3
depends on chip
select range.
Mentioned
addresses are
default values,
determined by
boot ROM
contents.
(Continued)
83
MB91360G Series
Register
+0
+1
+2
10006CH
IDR80 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100070H
IDR90 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100074H
IDR100 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100078H
IDR110 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10007CH
IDR120 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100080H
IDR130 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100084H
IDR140 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100088H
IDR150 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
+3
10008CH
DLCR00 [R/W]
- - - - - - - - - - - - XXXX
DLCR10 [R/W]
- - - - - - - - - - - - XXXX
100090H
DLCR20 [R/W]
- - - - - - - - - - - - XXXX
DLCR30 [R/W]
- - - - - - - - - - - - XXXX
100094H
DLCR40 [R/W]
- - - - - - - - - - - - XXXX
DLCR50 [R/W]
- - - - - - - - - - - - XXXX
100098H
DLCR60 [R/W]
- - - - - - - - - - - - XXXX
DLCR70 [R/W]
- - - - - - - - - - - - XXXX
10009CH
DLCR80 [R/W]
- - - - - - - - - - - - XXXX
DLCR90 [R/W]
- - - - - - - - - - - - XXXX
1000A0H
DLCR100 [R/W]
- - - - - - - - - - - - XXXX
DLCR110 [R/W]
- - - - - - - - - - - - XXXX
1000A4H
DLCR120 [R/W]
- - - - - - - - - - - - XXXX
DLCR130 [R/W]
- - - - - - - - - - - - XXXX
1000A8H
DLCR140 [R/W]
- - - - - - - - - - - - XXXX
DLCR150 [R/W]
- - - - - - - - - - - - XXXX
1000ACH
DTR00 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000B4H
DTR10 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000BCH
DTR20 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Block
CAN 0
(Continued)
84
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
MB91360G Series
Register
+0
+1
+2
+3
1000C4H
DTR30 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000CCH
DTR40 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000D4H
DTR50 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000DCH
DTR60 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000E4H
DTR70 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000ECH
DTR80 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000F4H
DTR90 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1000FCH
DTR100 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100104H
DTR110 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10010CH
DTR120 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100114H
DTR130 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10011CH
DTR140 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100124H
DTR150 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10012CH
CREG0 [R/W]
00000000 00000110
Block
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
CAN 0
⎯
(Continued)
85
MB91360G Series
100200H
Register
+0
+1
+2
+3
BVALR1 [R/W]
00000000 00000000
⎯
TREQR1 [R/W]
00000000 00000000
⎯
100204H
TCANR1 [W]
00000000 00000000
TCR1 [R/W]
00000000 00000000
100208H
RCR1 [R/W]
00000000 00000000
RRTRR1 [R/W]
00000000 00000000
10020CH
ROVRR1 [R/W]
00000000 00000000
RIER1 [R/W]
00000000 00000000
100210H
CSR1 [R/W, R]
00000000 00000001
⎯
100214H
RTEC1 [R]
00000000 00000000
BTR1 [R/W]
-1111111 11111111
100218H
IDER1 [R/W]
XXXXXXXX XXXXXXXX
TRTRR1 [R/W]
00000000 00000000
10021CH
RFWTR1 [R/W]
XXXXXXXX XXXXXXXX
TIER1 [R/W]
00000000 00000000
Block
LEIR1 [R/W]
000-0000
100220H
AMSR1 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100224H
AMR01 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100228H
AMR11 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10022CH
to
100248H
GENERAL PURPOSE RAM [R/W]
10024CH
IDR01 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100250H
IDR11 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100254H
IDR21[R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100258H
IDR31 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10025CH
IDR41 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100260H
IDR51 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100264H
IDR61 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
CAN 1
Remark :
Address range
for CAN 0 to
CAN 3 depends
on chip select
range.
Mentioned
addresses are
default values,
determined by
boot ROM
contents.
(Continued)
86
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
MB91360G Series
Register
+0
+1
+2
100268H
IDR71 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10026CH
IDR81 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100270H
IDR91 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100274H
IDR101 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100278H
IDR111 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10027CH
IDR121 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX - - -
100280H
IDR131 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100284H
IDR141 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100288H
IDR151 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
+3
10028CH
DLCR01 [R/W]
- - - - - - - - - - - - XXXX
DLCR11 [R/W]
- - - - - - - - - - - - XXXX
100290H
DLCR21 [R/W]
- - - - - - - - - - - - XXXX
DLCR31 [R/W]
- - - - - - - - - - - - XXXX
100294H
DLCR41 [R/W]
- - - - - - - - - - - - XXXX
DLCR51 [R/W]
- - - - - - - - - - - - XXXX
100298H
DLCR61 [R/W]
- - - - - - - - - - - - XXXX
DLCR71 [R/W]
- - - - - - - - - - - - XXXX
10029CH
DLCR81[R/W]
- - - - - - - - - - - - XXXX
DLCR91 [R/W]
- - - - - - - - - - - - XXXX
1002A0H
DLCR101 [R/W]
- - - - - - - - - - - - XXXX
DLCR111 [R/W]
- - - - - - - - - - - - XXXX
1002A4H
DLCR121 [R/W]
- - - - - - - - - - - - XXXX
DLCR131 [R/W]
- - - - - - - - - - - - XXXX
1002A8H
DLCR141 [R/W]
- - - - - - - - - - - - XXXX
DLCR151 [R/W]
- - - - - - - - - - - - XXXX
1002ACH
Block
CAN 1
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
DTR01 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
(Continued)
87
MB91360G Series
Register
+0
+1
+2
1002B4H
DTR11 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002BCH
DTR21 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002C4H
DTR31 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002CCH
DTR41 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002D4H
DTR51 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002DCH
DTR61 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002E4H
DTR71 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002ECH
DTR81 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002F4H
DTR91 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1002FCH
DTR101 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100304H
DTR111 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10030CH
DTR121 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100314H
DTR131 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10031CH
DTR141 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
+3
Block
CAN 1
MB91F376G : Please refer to the “■MB91F376G Special I/O Map”.
Address
(Continued)
88
MB91360G Series
100324H
Register
+0
+1
+2
+3
DTR151 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10032CH
CREG1 [R/W]
00000000 00000110
⎯
100400H
BVALR2 [R/W]
00000000 00000000
TREQR2 [R/W]
00000000 00000000
100404H
TCANR2 [W]
00000000 00000000
TCR2 [R/W]
00000000 00000000
100408H
RCR2 [R/W]
00000000 00000000
RRTRR1 [R/W]
00000000 00000000
10040CH
ROVRR2 [R/W]
00000000 00000000
RIER2 [R/W]
00000000 00000000
100410H
CSR2 [R/W, R]
00000000 00000001
⎯
100414H
RTEC2 [R]
00000000 00000000
BTR2 [R/W]
-1111111 11111111
100418H
IDER2 [R/W]
XXXXXXXX XXXXXXXX
TRTRR2 [R/W]
00000000 00000000
10041CH
RFWTR2 [R/W]
XXXXXXXX XXXXXXXX
TIER2 [R/W]
00000000 00000000
Block
CAN 1
MB91F376G :
Please refer to the
“■MB91F376G
Special I/O Map”.
Address
LEIR2 [R/W]
000-0000
100420H
AMSR2 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100424H
AMR02 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100428H
AMR12 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10042CH
to
100448H
GENERAL PURPOSE RAM [R/W]
10044CH
IDR02 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100450H
IDR12 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100454H
IDR22[R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100458H
IDR32 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10045CH
IDR42 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
CAN 2
Remark :
Address range
for CAN 0 to
CAN 3 depends
on chip select
range.
Mentioned
addresses are
default values,
determined by
boot ROM
contents.
(Continued)
89
MB91360G Series
Address
Register
+0
+1
+2
100460H
IDR52 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100464H
IDR62 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100468H
IDR72 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10046CH
IDR82 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100470H
IDR92 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100474H
IDR102 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100478H
IDR112 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10047CH
IDR122 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX - - -
100480H
IDR132 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100484H
IDR142 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100488H
IDR152 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
+3
10048CH
DLCR02 [R/W]
- - - - - - - - - - - - XXXX
DLCR12 [R/W]
- - - - - - - - - - - - XXXX
100490H
DLCR22 [R/W]
- - - - - - - - - - - - XXXX
DLCR32 [R/W]
- - - - - - - - - - - - XXXX
100494H
DLCR42 [R/W]
- - - - - - - - - - - - XXXX
DLCR52 [R/W]
- - - - - - - - - - - - XXXX
100498H
DLCR62 [R/W]
- - - - - - - - - - - - XXXX
DLCR72 [R/W]
- - - - - - - - - - - - XXXX
10049CH
DLCR82[R/W]
- - - - - - - - - - - - XXXX
DLCR92 [R/W]
- - - - - - - - - - - - XXXX
1004A0H
DLCR102 [R/W]
- - - - - - - - - - - - XXXX
DLCR112 [R/W]
- - - - - - - - - - - - XXXX
1004A4H
DLCR122 [R/W]
- - - - - - - - - - - - XXXX
DLCR132 [R/W]
- - - - - - - - - - - - XXXX
1004A8H
DLCR142 [R/W]
- - - - - - - - - - - - XXXX
DLCR152 [R/W]
- - - - - - - - - - - - XXXX
Block
CAN 2
(Continued)
90
MB91360G Series
Address
Register
+0
+1
+2
1004ACH
DTR02 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004B4H
DTR12 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004BCH
DTR22 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004C4H
DTR32 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004CCH
DTR42 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004D4H
DTR52 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004DCH
DTR62 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004E4H
DTR72 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004ECH
DTR82 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004F4H
DTR92 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1004FCH
DTR102 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100504H
DTR112 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10050CH
DTR122 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100514H
DTR132 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
+3
Block
CAN 2
(Continued)
91
MB91360G Series
Address
Register
+0
+1
+2
+3
10051CH
DTR142 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100524H
DTR152 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10052CH
CREG2 [R/W]
00000000 00000110
⎯
100600H
BVALR3 [R/W]
00000000 00000000
TREQR3 [R/W]
00000000 00000000
100604H
TCANR3 [W]
00000000 00000000
TCR3 [R/W]
00000000 00000000
100608H
RCR3 [R/W]
00000000 00000000
RRTRR31 [R/W]
00000000 00000000
10060CH
ROVRR3 [R/W]
00000000 00000000
RIER3 [R/W]
00000000 00000000
100610H
CSR3 [R/W, R]
00000000 00000001
⎯
100614H
RTEC3 [R]
00000000 00000000
BTR3 [R/W]
-1111111 11111111
100618H
IDER3 [R/W]
XXXXXXXX XXXXXXXX
TRTRR3 [R/W]
00000000 00000000
10061CH
RFWTR3 [R/W]
XXXXXXXX XXXXXXXX
TIER3 [R/W]
00000000 00000000
Block
CAN 2
LEIR3 [R/W]
000-0000
100620H
AMSR3 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100624H
AMR03 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100628H
AMR13 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10062CH
to
100648H
GENERAL PURPOSE RAM [R/W]
10064CH
IDR03 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100650H
IDR13 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100654H
IDR23[R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100658H
IDR33 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
CAN 3
Remark :
Address range for
CAN 0 to CAN 3
depends on chip
select range.
Mentioned
addresses are
default values,
determined by
boot ROM
contents.
(Continued)
92
MB91360G Series
Address
Register
+0
+1
+2
10065CH
IDR43 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100660H
IDR53 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100664H
IDR63 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100668H
IDR73 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10066CH
IDR83 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100670H
IDR93 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100674H
IDR103 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100678H
IDR113 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
10067CH
IDR123 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX - - -
100680H
IDR133 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100684H
IDR143 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
100688H
IDR153 [R/W]
XXXXXXXX XXXXXXXX XXXXX - - - XXXXXXXX
+3
10068CH
DLCR032 [R/W]
- - - - - - - - - - - - XXXX
DLCR13 [R/W]
- - - - - - - - - - - - XXXX
100690H
DLCR232 [R/W]
- - - - - - - - - - - - XXXX
DLCR33 [R/W]
- - - - - - - - - - - - XXXX
100694H
DLCR43 [R/W]
- - - - - - - - - - - - XXXX
DLCR53 [R/W]
- - - - - - - - - - - - XXXX
100698H
DLCR63 [R/W]
- - - - - - - - - - - - XXXX
DLCR733 [R/W]
- - - - - - - - - - - - XXXX
10069CH
DLCR83[R/W]
- - - - - - - - - - - - XXXX
DLCR93 [R/W]
- - - - - - - - - - - - XXXX
1006A0H
DLCR103 [R/W]
- - - - - - - - - - - - XXXX
DLCR113 [R/W]
- - - - - - - - - - - - XXXX
1006A4H
DLCR123 [R/W]
- - - - - - - - - - - - XXXX
DLCR133 [R/W]
- - - - - - - - - - - - XXXX
1006A8H
DLCR143 [R/W]
- - - - - - - - - - - - XXXX
DLCR153 [R/W]
- - - - - - - - - - - - XXXX
Block
CAN 3
(Continued)
93
MB91360G Series
Address
Register
+0
+1
+2
1006ACH
DTR03 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006B4H
DTR13 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006BCH
DTR23 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006C4H
DTR33 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006CCH
DTR43 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006D4H
DTR53 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006DCH
DTR63 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006E4H
DTR73 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006ECH
DTR83 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006F4H
DTR93 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
1006FCH
DTR103 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100704H
DTR113 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10070CH
DTR123 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100714H
DTR133 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
+3
Block
CAN 3
(Continued)
94
MB91360G Series
(Continued)
Address
Register
+0
+1
+2
+3
10071CH
DTR143 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
100724H
DTR153 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
10072CH
CREG3 [R/W]
00000000 00000110
Block
CAN 3
⎯
Note : Data in reserved areas and in the areas marked with “⎯” is indeterminate. Do not use these areas.
95
MB91360G Series
■ MB91F376G SPECIAL I/O MAP
Address
Register
+0
+1
044000H
to
0447FCH
+2
+3
Boot ROM
2 KB
(F-bus)
________
044800H
to
05FFFCH
Sector 0 (parity)
56 KB
Sector 2 (parity)
56 KB
060000H
to
07FFFCH
Sector 1
64 KB
Sector 3
64 KB
080000H
to
09FFFCH
Sector 4
64 KB
Sector 11
64 KB
0A0000H
to
0BFFFCH
Sector 5
64 KB
Sector 12
64 KB
0C0000H
to
0DFFFCH
Sector 6
64 KB
Sector 13
64 KB
0E0000H
to
0EFFFCH
Sector 7
32 KB
Sector 14
32 KB
0F0000H
to
0F3FFCH
Sector 8
8 KB
Sector 15
8 KB
0F4000H
to
0F7FFCH
Sector 9
8 KB
Sector 16
8 KB
Sector 10
16 KB
Sector 17
16 KB
0F8000H
to
0FFFFCH
Block
Flash
Memory
768 KB
(F-bus)
Fixed Mode and Reset Vector
100000H
to
11FFFCH
Sector 0 - mirrored
64 KB
Sector 2 - mirrored
64 KB
120000H
to
13FFFCH
Sector 1 - mirrored
64 KB
Sector 3 - mirrored
64 KB
(Continued)
96
MB91360G Series
Address
Register
+0
+1
+2
+3
200000H
BVALR0 [R/W]
00000000 00000000
TREQR0 [R/W]
00000000 00000000
200004H
TCANR0 [W]
00000000 00000000
TCR0 [R/W]
00000000 00000000
200008H
RCR0 [R/W]
00000000 00000000
RRTRR0 [R/W]
00000000 00000000
20000CH
ROVRR0 [R/W]
00000000 00000000
RIER0 [R/W]
00000000 00000000
200010H
CSR0 [R/W, R]
00000000 00000001
⎯
200014H
RTEC0 [R]
00000000 00000000
BTR0 [R/W]
-1111111 11111111
200018H
IDER0 [R/W]
XXXXXXXX XXXXXXXX
TRTRR0 [R/W]
00000000 00000000
20001CH
RFWTR0 [R/W]
XXXXXXXX XXXXXXXX
TIER0 [R/W]
00000000 00000000
Block
LEIR0 [R/W]
000-0000
200020H
AMSR0 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200024H
AMR00 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200028H
AMR10 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20002CH
to
200048H
GENERAL PURPOSE RAM [R/W]
20004CH
IDR00 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200050H
IDR10 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200054H
IDR20 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200058H
IDR30 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20005CH
IDR40 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200060H
IDR50 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200064H
IDR60 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200068H
IDR70 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
CAN 0
Remark:
Address range for
CAN 0 to CAN 1
depends on chip
select range.
Mentioned addresses are default values,
determined by
boot ROM contents.
(Continued)
97
MB91360G Series
Address
Register
+0
+1
+2
+3
20006CH
IDR80 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200070H
IDR90 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200074H
IDR100 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200078H
IDR110 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20007CH
IDR120 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200080H
IDR130 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200084H
IDR140 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200088H
IDR150 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20008CH
DLCR00 [R/W]
-------- ----XXXX
DLCR10 [R/W]
-------- ----XXXX
200090H
DLCR20 [R/W]
-------- ----XXXX
DLCR30 [R/W]
-------- ----XXXX
200094H
DLCR40 [R/W]
-------- ----XXXX
DLCR50 [R/W]
-------- ----XXXX
200098H
DLCR60 [R/W]
-------- ----XXXX
DLCR70 [R/W]
-------- ----XXXX
20009CH
DLCR80 [R/W]
-------- ----XXXX
DLCR90 [R/W]
-------- ----XXXX
2000A0H
DLCR100 [R/W]
-------- ----XXXX
DLCR110 [R/W]
-------- ----XXXX
2000A4H
DLCR120 [R/W]
-------- ----XXXX
DLCR130 [R/W]
-------- ----XXXX
2000A8H
DLCR140 [R/W]
-------- ----XXXX
DLCR150 [R/W]
-------- ----XXXX
2000ACH
DTR00 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000B4H
DTR10 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000BCH
DTR20 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Block
CAN 0
(Continued)
98
MB91360G Series
Address
Register
+0
+1
+2
+3
2000C4H
DTR30 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000CCH
DTR40 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000D4H
DTR50 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000DCH
DTR60 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000E4H
DTR70 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000ECH
DTR80 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000F4H
DTR90 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2000FCH
DTR100 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200104H
DTR110 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20010CH
DTR120 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200114H
DTR130 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20011CH
DTR140 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200124H
DTR150 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20012CH
CREG0 [R/W]
00000000 00000110
Block
CAN 0
⎯
(Continued)
99
MB91360G Series
Address
Register
+0
+1
+2
+3
200200H
BVALR1 [R/W]
00000000 00000000
TREQR1 [R/W]
00000000 00000000
200204H
TCANR1 [W]
00000000 00000000
TCR1 [R/W]
00000000 00000000
200208H
RCR1 [R/W]
00000000 00000000
RRTRR1 [R/W]
00000000 00000000
20020CH
ROVRR1 [R/W]
00000000 00000000
RIER1 [R/W]
00000000 00000000
200210H
CSR1 [R/W]
00000000 00000001
⎯
200214H
RTEC1 [R]
00000000 00000000
BTR1 [R/W]
-1111111 11111111
200218H
IDER1 [R/W]
XXXXXXXX XXXXXXXX
TRTRR1 [R/W]
00000000 00000000
20021CH
RFWTR1 [R/W]
XXXXXXXX XXXXXXXX
TIER1 [R/W]
00000000 00000000
Block
LEIR1 [R/W]
000-0000
200220H
AMSR1 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200224H
AMR01 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200228H
AMR11 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20022CH
to
200248H
GENERAL PURPOSE RAM [R/W]
20024CH
IDR01 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200250H
IDR11 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200254H
IDR21[R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200258H
IDR31 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX-
20025CH
IDR41 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200260H
IDR51 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200264H
IDR61 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200268H
IDR71 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
CAN 1
Remark:
Address range for
CAN 0 to CAN 1
depends on chip
select range.
Mentioned addresses are default values,
determined by
boot ROM contents.
(Continued)
100
MB91360G Series
Address
Register
+0
+1
+2
+3
20026CH
IDR81 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200270H
IDR91 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200274H
IDR101 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200278H
IDR111 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20027CH
IDR121 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXX---
200280H
IDR131 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200284H
IDR141 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
200288H
IDR151 [R/W]
XXXXXXXX XXXXXXXX XXXXX--- XXXXXXXX
20028CH
DLCR01 [R/W]
-------- ----XXXX
DLCR11 [R/W]
-------- ----XXXX
200290H
DLCR21 [R/W]
-------- ----XXXX
DLCR31 [R/W]
-------- ----XXXX
200294H
DLCR41 [R/W]
-------- ----XXXX
DLCR51 [R/W]
-------- ----XXXX
200298H
DLCR61 [R/W]
-------- ----XXXX
DLCR71 [R/W]
-------- ----XXXX
20029CH
DLCR81[R/W]
-------- ----XXXX
DLCR91 [R/W]
-------- ----XXXX
2002A0H
DLCR101 [R/W]
-------- ----XXXX
DLCR111 [R/W]
-------- ----XXXX
2002A4H
DLCR121 [R/W]
-------- ----XXXX
DLCR131 [R/W]
-------- ----XXXX
2002A8H
DLCR141 [R/W]
-------- ----XXXX
DLCR151 [R/W]
-------- ----XXXX
2002ACH
DTR01 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002B4H
DTR11 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002BCH
DTR21 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
Block
CAN 1
(Continued)
101
MB91360G Series
(Continued)
Address
+0
+1
+2
2002C4H
DTR31 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002CCH
DTR41 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002D4H
DTR51 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002DCH
DTR61 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002E4H
DTR71 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002ECH
DTR81 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002F4H
DTR91 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
2002FCH
DTR101 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200304H
DTR111 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20030CH
DTR121 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200314H
DTR131 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20031CH
DTR141 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
200324H
DTR151 [R/W]
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX
20032CH
102
Register
CREG1 [R/W]
00000000 00000110
+3
Block
CAN 1
MB91360G Series
■ INTERRUPT CAUSES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTER
Interrupt number
Interrupt
Interrupt level *1
Interrupt vector *2
Decimal
Hexadecimal
Setting
Register
Register
address
Offset
Default Vector
address
RN
Reset
0
00
⎯
⎯
0x3FCH
0x000FFFFCH
⎯
Mode vector
1
01
⎯
⎯
0x3F8H
0x000FFFF8H
⎯
System reserved
2
02
⎯
⎯
0x3F4H
0x000FFFF4H
⎯
System reserved
3
03
⎯
⎯
0x3F0H
0x000FFFF0H
⎯
System reserved
4
04
⎯
⎯
0x3ECH
0x000FFFECH
⎯
System reserved
5
05
⎯
⎯
0x3E8H
0x000FFFE8H
⎯
6
06
⎯
⎯
0x3E4H
0x000FFFE4H
⎯
7
07
⎯
⎯
0x3E0H
0x000FFFE0H
⎯
Co-processor error trap *4
8
08
⎯
⎯
0x3DCH
0x000FFFDCH
⎯
INTE instruction *4
9
09
⎯
⎯
0x3D8H
0x000FFFD8H
⎯
Instruction break
exception *4
10
0A
⎯
⎯
0x3D4H
0x000FFFD4H
⎯
Operand break trap *4
11
0B
⎯
⎯
0x3D0H
0x000FFFD0H
⎯
Step trace trap *4
12
0C
⎯
⎯
0x3CCH
0x000FFFCCH
⎯
NMI interrupt (tool) *4
13
0D
⎯
⎯
0x3C8H
0x000FFFC8H
⎯
Undefined instruction
exception
14
0E
⎯
⎯
0x3C4H
0x000FFFC4H
⎯
NMI request
15
0F
0x3C0H
0x000FFFC0H
⎯
External Interrupt 0
16
10
ICR00
0x440H
0x3BCH
0x000FFFBCH
4
External Interrupt 1
17
11
ICR01
0x441H
0x3B8H
0x000FFFB8H
5
External Interrupt 2
18
12
ICR02
0x442H
0x3B4H
0x000FFFB4H
8
External Interrupt 3
19
13
ICR03
0x443H
0x3B0H
0x000FFFB0H
9
External Interrupt 4
20
14
ICR04
0x444H
0x3ACH
0x000FFFACH
⎯
External Interrupt 5
21
15
ICR05
0x445H
0x3A8H
0x000FFFA8H
⎯
External Interrupt 6
22
16
ICR06
0x446H
0x3A4H
0x000FFFA4H
⎯
External Interrupt 7
23
17
ICR07
0x447H
0x3A0H
0x000FFFA0H
⎯
Reload Timer 0
24
18
ICR08
0x448H
0x39CH
0x000FFF9CH
6
Reload Timer 1
25
19
ICR09
0x449H
0x398H
0x000FFF98H
7
Reload Timer 2
26
1A
ICR10
0x44AH
0x394H
0x000FFF94H
⎯
CAN 0 RX
27
1B
ICR11
0x44BH
0x390H
0x000FFF90H
⎯
CAN 0 TX/NS
28
1C
ICR12
0x44CH
0x38CH
0x000FFF8CH
⎯
CAN 1 RX
29
1D
ICR13
0x44DH
0x388H
0x000FFF88H
⎯
CAN 1 TX/NS
30
1E
ICR14
0x44EH
0x384H
0x000FFF84H
⎯
System reserved
Co-processor default trap *
4
FH fixed
(Continued)
103
MB91360G Series
Interrupt number
Interrupt level *1
Interrupt vector *2
Decimal
Hexadecimal
Setting
Register
Register
address
Offset
Default Vector
address
RN
CAN 2 RX
31
1F
ICR15
0x44FH
0x380H
0x000FFF80H
⎯
CAN 2 TX/NS
32
20
ICR16
0x450H
0x37CH
0x000FFF7CH
⎯
33
21
ICR17
0x451H
0x378H
0x000FFF78H
⎯
34
22
ICR18
0x452H
0x374H
0x000FFF74H
⎯
PPG 0/1
35
23
ICR19
0x453H
0x370H
0x000FFF70H
⎯
PPG 2/3
36
24
ICR20
0x454H
0x36CH
0x000FFF6CH
⎯
PPG 4/5
37
25
ICR21
0x455H
0x368H
0x000FFF68H
⎯
PPG 6/7
38
26
ICR22
0x456H
0x364H
0x000FFF64H
⎯
Reload Timer 3
39
27
ICR23
0x457H
0x360H
0x000FFF60H
⎯
Reload Timer 4
40
28
ICR24
0x458H
0x35CH
0x000FFF5CH
⎯
Reload Timer 5
41
29
ICR25
0x459H
0x358H
0x000FFF58H
⎯
ICU 0/1
42
2A
ICR26
0x45AH
0x354H
0x000FFF54H
⎯
OCU 0/1
43
2B
ICR27
0x45BH
0x350H
0x000FFF50H
⎯
ICU 2/3
44
2C
ICR28
0x45CH
0x34CH
0x000FFF4CH
⎯
OCU 2/3
45
2D
ICR29
0x45DH
0x348H
0x000FFF48H
⎯
ADC
46
2E
ICR30
0x45EH
0x344H
0x000FFF44H
14
Timebase Overflow
47
2F
ICR31
0x45FH
0x340H
0x000FFF40H
⎯
Free Running Counter 0
48
30
ICR32
0x460H
0x33CH
0x000FFF3CH
⎯
Free Running Counter 1
Interrupt
CAN 3 RX *5
CAN 3 TX/NS *
5
49
31
ICR33
0x461H
0x338H
0x000FFF38H
⎯
SIO 0 *
6
50
32
ICR34
0x462H
0x334H
0x000FFF34H
12
SIO 1 *
6
51
33
ICR35
0x463H
0x330H
0x000FFF30H
15
Sound Generator
52
34
ICR36
0x464H
0x32CH
0x000FFF2CH
⎯
UART 0 RX
53
35
ICR37
0x465H
0x328H
0x000FFF28H
0
UART 0 TX
54
36
ICR38
0x466H
0x324H
0x000FFF24H
1
UART 1 RX
55
37
ICR39
0x467H
0x320H
0x000FFF20H
2
UART 1 TX
56
38
ICR40
0x468H
0x31CH
0x000FFF1CH
3
UART 2 RX
57
39
ICR41
0x469H
0x318H
0x000FFF18H
10
UART 2 TX
58
3A
ICR42
0x46AH
0x314H
0x000FFF14H
11
59
3B
ICR43
0x46BH
0x310H
0x000FFF10H
13
Alarm Comparator
60
3C
ICR44
0x46CH
0x30CH
0x000FFF0CH
⎯
RTC (Watchtimer) /
Calibration Unit
61
3D
ICR45
0x46DH
0x308H
0x000FFF08H
⎯
DMA
62
3E
ICR46
0x46EH
0x304H
0x000FFF04H
⎯
I2C *
7
(Continued)
104
MB91360G Series
(Continued)
Interrupt number
Interrupt
Interrupt level *1
Interrupt vector *2
RN
Decimal
Hexadecimal
Setting
Register
Register
address
Offset
Default Vector
address
63
3F
ICR47
0x46FH
0x300H
0x000FFF00H
System reserved *
3
64
40
⎯
⎯
0x2FCH
0x000FFEFCH
⎯
System reserved *
3
65
41
⎯
⎯
0x2F8H
0x000FFEF8H
⎯
Security vector
66
42
⎯
⎯
0x2F4H
0x000FFEF4H
⎯
System reserved
67
43
(ICR51)
0x473H
0x2F0H
0x000FFEF0H
⎯
System reserved
68
44
(ICR52)
0x474H
0x2ECH
0x000FFEECH
⎯
System reserved
69
45
(ICR53)
0x475H
0x2E8H
0x000FFEE8H
⎯
System reserved
70
46
(ICR54)
0x476H
0x2E4H
0x000FFEE4H
⎯
System reserved
71
47
(ICR55)
0x477H
0x2E0H
0x000FFEE0H
⎯
System reserved
72
48
(ICR56)
0x478H
0x2DCH
0x000FFEDCH
⎯
System reserved
73
49
(ICR57)
0x479H
0x2D8H
0x000FFED8H
⎯
System reserved
74
4A
(ICR58)
0x47AH
0x2D4H
0x000FFED4H
⎯
System reserved
75
4B
(ICR59)
0x47BH
0x2D0H
0x000FFED0H
⎯
System reserved
76
4C
(ICR60)
0x47CH
0x2CCH
0x000FFECCH
⎯
System reserved
77
4D
(ICR61)
0x47DH
0x2C8H
0x000FFEC8H
⎯
System reserved
78
4E
(ICR62)
0x47EH
0x2C4H
0x000FFEC4H
⎯
System reserved
79
4F
(ICR63)
0x47FH
0x2C0H
0x000FFEC0H
⎯
Used by the INT
instruction.
80
to
255
50
to
FF
⎯
0x2BCH
to
0x000H
0x000FFEBCH
to
0x000FFC00H
Delayed interrupt
activation bit
⎯
⎯
⎯
⎯
⎯
⎯
*1 : The ICRs are located in the interrupt controller and set the interrupt level for each interrupt request. An ICR is
provided for each interrupt request.
*2 : The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the
table base register value (TBR) . The TBR specifies the top of the EIT vector table. The addresses listed in the
table are for the default TBR value (0x000FFC00H) . The TBR is initialized to this value by a reset.After execution
of the internal boot ROM TBR is set to 0x00FFC00H.
*3 : Used by REALOS
*4 : System reserved
*5 : Only available on MB91FV360GA
*6 : USART5/6 in MB91F364G, UART1/2 in all other devices.
*7 : DMA to/from the USARTs in MB91F364G is not implemented.
Remarks:
The 1-Kbyte area from the address specified in TBR is the EIT vector area.
Each vector consists of four bytes. The following formula shows the relationship between the vector number and
vector address.
vctadr = TBR + vctofs
= TBR + (3FCH - 4 × vct)
vctadr : Vector address, vctofs : Vector offset,
vct : Vector number
105
MB91360G Series
■ PERIPHERAL RESOURCES
1. Instruction Cache
This section describes the instruction cache memory included in FR50 Family members and it operation. This
only applies to MB91FV360GA.
(1) General description
The instruction cache is temporary memory. When an external low-speed memory accesses an instruction code,
the instruction cache stores the single-accessed code to increase the second and subsequent access
speeds.Setting this memory to the RAM mode enables software to directly read and write instruction cache data
RAM and tag RAM.
(2) Main body structure
• FR basic instruction length : 2 bytes
• Block arrangement system : 2-way set associative system
• Block
One way consists of 128 blocks.
One block consists of 16 bytes ( = 4 sub-blocks) .
One sub-block consists of 4 bytes ( = 1 bus access unit) .
4 bytes
4 bytes
4 bytes
4 bytes
4 bytes
I3
I2
I1
I0
Way 1
Cache tag
Sub-block 3 Sub-block 2 Sub-block 1 Sub-block 0
Block 0
Cache tag
Sub-block 3 Sub-block 2 Sub-block 1 Sub-block 0
Block 127
Cache tag
Sub-block 3 Sub-block 2 Sub-block 1 Sub-block 0
Block 0
Cache tag
Sub-block 3 Sub-block 2 Sub-block 1 Sub-block 0
Block 127
128 blocks
Way 2
128 blocks
Instruction Cache Structure
106
MB91360G Series
Way 1
09
31
Address tag
07
SBV3
08
Reserved
06
SBV2
05
ABV1
04
SBV0
Sub-block valid
LRU
Entry lock
03
TAGV
02
Reserved
01
LRU
00
ETLK
TAG valid
Way 2
09
31
Address tag
07
SBV3
08
Reserved
06
SBV2
Sub-block valid
05
ABV1
04
SBV0
03
TAGV
02
Reserved
01
00
ETLK
TAG valid
Entry lock
Instruction Cache Tag
107
MB91360G Series
(3) Control register structure
IRBS (32 bits)
Address : 00000300H
Address : 00000302H
Initial value
00000000B
31
30
29
28
27
26
25
24
0
0
0
0
0
0
0
0
R
R
R
R
R
R
R
R
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
1
Initial value
00000001B
R
R
R
R
R
R
R
R
ICR26
Initial value
0010 - - - -B
15
14
13
12
11
10
9
8
IRBS
IRBS
IRBS
IRBS
⎯
⎯
⎯
⎯
R/W
R/W
R/W
R/W
⎯
⎯
⎯
⎯
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Initial value
--------B
IRBS [bits 15 to 12] These bits are used to set the base address of cache RAM at access in the RAM mode.
Align cache RAM in units of 4K bytes. These bits are initialized by INIT. The initial value is the 00012000H
address.
ISIZE (8 bits)
00000307H
Initial value
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
SIZE1
SIZE0
⎯
⎯
⎯
⎯
⎯
⎯
R/W
R/W
- - - - - - 11B
The ICHCR (I-CacHe Control Register) controls the instruction cache operations.
Writing to the ICHCR does not affect caching of instructions fetched within three subsequent cycles.
ICHCR (8 bits)
Initial value
000003E7H
108
7
6
5
4
3
2
1
0
RAM
⎯
GBLK
ALFL
EOLK
ELKR
FLSH
ENAB
R/W
⎯
R/W
R/W
R/W
R/W
R/W
R/W
0 - 000000B
MB91360G Series
2. Boot ROM
The Boot ROM is a fixed start-up routine which is located at FF000H (Reset entry) and will therefore be executed
after every RST or INIT. The purpose of this ROM is to configure the device after a reset and to provide a simple
serial bootloader for programming the embedded Flash memories.
The Boot ROM contains three logical parts :
(1) Chip initializations
Immediately after each reset, the following settings will be made :
CS0 : 200000H…2FFFFFH, 32 Bit Bus, 1 wait-state (default external access)
CS7 : 100000H…10FFFFH, 16 Bit Bus, 1 wait-state (CAN)
In addition, the Table-Base Register will be initialized to 1FFC00H (F361GA only) and the synchronous reset
(see TBCR) will be enabled.
(2) Check for bootcondition
After the chip initialization, the “Security-Vector” will be checked (Vector #66) . The purpose of this feature is to
disable the bootstraploader due to security reasons.
The RSRR (reset cause register) will be read and saved. If no power-on reset (external INITX input, RSRR =
0x80) is indicated, a branch to the user application will be initiated (Branch to 1F4000H) .
If INITX was detected and the “Security-Vector” check okay, the following conditions must be met in order to
start the Bootstraploader :
Within a certain time, the start-up character “V” must be received via UART0 (9600, 8N1) . The time-out is set
to 200 ms.
(3) Bootstraploader
If the Bootcondition was met, an acknowledge character “F” will be transmitted via UART0 to indicate that the
Bootloader is ready to accept commands. 4 different commands are possible :
Receive and write to a specified memory block
Dump the contents of a specified memory block
Initiate a “CALL” to a certain location
Re-dump a calculated checksum for verification
(4) Configuration register (F362 mode register F362MD)
This register is used to control which pins of the external bus interface are active, where the pins for the external
DMA channel are located and which I2C module is used.
address
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
00001FEH ADRSWAP ASYMCLKT HIZ_D_A HIZ_ECLK HIZ_D_23_16 HIZ_D_15_0 DMASWP
access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
bit 8
IICSEL
R/W
0
109
MB91360G Series
3. Clock Modulator
An important property of MCUs and other electronic devices is their electromagnetic compatibility - EMC. Besides
a low susceptibility against external interferences, a low radiated emission is desired to avoid interference of
adjacent devices.
Particularly the system clock and derived signals such as data- and address busses contribute significantly to
the radiated emission. The purpose of the clock modulator is to spread the energy of these signals over a wide
range of frequencies and thus reducing the amplitudes of the fundamental and harmonic frequencies.
With the use of an advanced frequency modulation algorithm, the Fujitsu built in clock modulator can achieve
an attenuation of up to 20-25 dB compared to non modulated clock operation. Since the modulator is highly
configurable, it can be optimally adjusted to the actual application in order to achieve minimal electromagnetic
interference.
By default, the modulator is disabled and the MCU is running with unmodulated clock.
If you plan to use this feature, please contact Fujitsu.
110
MB91360G Series
4. I/O Ports
The I/O port registers consist of the “port data registers (PDR) ”, the “data direction registers (DDR) ”
and the “port function registers (PFR) ”.
The bits in PDRs correspond to the bits in DDRs and PFRs. Similarly, the register bits correspond to the port pins.
The port data registers contain the port I/O data and the data direction registers specify whether the corresponding bits (pins) are inputs or outputs. Bits set to “0” are inputs and bits set to “1” are outputs. The port function
registers specify whether the port is used as peripheral port or as “I/O” port. Usually bits set to “0” mean I/O port
and bits set to “1” mean functional port.
In case of analog peripherals there is additional circuitry to ensure that the digital logic is not disturbed by the
analog signals. If the analog input function e.g. ADC is enabled the digital input is fixed to “0”.
• Input mode (DDR = “0”)
PDR read : Reads the level on the corresponding external pin.
PDR write : writes the PDR setting value.
• Output mode (DDR = “1”)
PDR read : Reads the PDR value.
PDR write : Outputs the PDR value to the corresponding external pins.
111
MB91360G Series
(1) Register configuration
Port data register
PDR7
7
6
5
4
3
2
1
0
Address : 00000007H
P77
P76
P75
P74
P73
P72
P71
P70
PDR8
7
6
5
4
3
2
1
0
Address : 00000008H
P87
P86
P85
P84
P83
P82
P81
P80
PDR9
7
6
5
4
3
2
1
0
Address : 00000009H
P97
P96
P95
P94
P93
P92
P91
P90
PDRB
7
6
5
4
3
2
1
0
Address : 0000000BH
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PDRG
7
6
5
4
3
2
1
0
Address : 00000010H
PG7
PG6
PG5
PG4
PG3
PG2
PG1
PG0
PDRH
7
6
5
4
3
2
1
0
Address : 00000011H
PG7
PH7
PG6
PH6
PG5
PH5
PG4
PH4
PG3
PH3
PG2
PH2
PG1
PH1
PG0
PH0
PDRI
7
6
5
4
3
2
1
0
Address : 00000012H
P17
⎯
⎯
⎯
PI3
⎯
⎯
⎯
PDRJ
7
6
5
4
3
2
1
0
Address : 00000013H
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
PDRK
7
6
5
4
3
2
1
0
Address : 00000014H
PK7
PK6
PK5
PK4
PK3
PK2
PK1
PK0
PDRL
7
6
5
4
3
2
1
0
Address : 00000015H
PL7
PL6
PL5
PL4
PL3
PL2
PL1
PL0
PDRM
7
6
5
4
3
2
1
0
Address : 00000016H
⎯
⎯
⎯
⎯
PM3
PM2
PM1
PM0
PDRN
7
6
5
4
3
2
1
0
Address : 00000017H
⎯
⎯
PN5
PN4
PN3
PN2
PN1
PN0
PDRO
7
6
5
4
3
2
1
0
Address : 00000018H
PO7
PO6
PO5
PO4
PO3
PO2
PO1
PO0
Initial value Access
1111XXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXX1B
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
X - - - X - - -B
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
- - - - XXXXB
R/W
Initial value Access
- -XXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
(Continued)
112
MB91360G Series
(Continued)
PDRP
7
6
5
4
3
2
1
0
Address : 00000019H
PP7
PP6
PP5
PP4
PP3
PP2
PP1
PP0
PDRQ
7
6
5
4
3
2
1
0
Address : 0000001AH
⎯
⎯
PQ5
PQ4
PQ3
PQ2
PQ1
PQ0
PDRR
7
6
5
4
3
2
1
0
Address : 0000001BH
PR7
PR6
PR5
PR4
PR3
PR2
PR1
PR0
PDRS
7
6
5
4
3
2
1
0
Address : 0000001CH
PS7
PS6
PS5
PS4
PS3
PS2
PS1
PS0
Initial value Access
XXXXXXXXB
R/W
Initial value Access
--XXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
Initial value Access
XXXXXXXXB
R/W
113
MB91360G Series
Data directon register (DDR)
DDR7
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000607H
P77
P76
P75
P74
P73
P72
P71
P70
DDR8
7
6
5
4
3
2
1
0
Address : 00000608H
P87
P86
P85
P84
P83
P82
P81
P80
DDR9
7
6
5
4
3
2
1
0
Address : 00000609H
P97
P96
P95
P94
P93
P92
P91
P90
DDRB
7
6
5
4
3
2
1
0
Address : 0000600BH
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
DDRG
7
6
5
4
3
2
1
0
Address : 00000400H
PG7
PG6
PG5
PG4
PG3
PG2
PG1
PG0
DDRH
7
6
5
4
3
2
1
0
Address : 00000401H
PG7
PH7
PG6
PH6
PG5
PH5
PG4
PH4
PG3
PH3
PG2
PH2
PG1
PH1
PG0
PH0
DDRI
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000402H
⎯
⎯
⎯
⎯
PI3
⎯
⎯
⎯
- - - - 0 - - -B
DDRJ
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000403H
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
DDRK
7
6
5
4
3
2
1
0
Address : 00000404H
PK7
PK6
PK5
PK4
PK3
PK2
PK1
PK0
DDRL
7
6
5
4
3
2
1
0
Address : 00000405H
PL7
PL6
PL5
PL4
PL3
PL2
PL1
PL0
DDRM
7
6
5
4
3
2
1
0
Address : 00000406H
⎯
⎯
⎯
⎯
PM3
PM2
PM1
PM0
DDRN
7
6
5
4
3
2
1
0
Address : 00000407H
⎯
⎯
PN5
PN4
PN3
PN2
PN1
PN0
DDRO
7
6
5
4
3
2
1
0
Address : 00000408H
PO7
PO6
PO5
PO4
PO3
PO2
PO1
PO0
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
00000000B
R/W
R/W
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
- - - - 0000B
R/W
Initial value Access
- -000000B
R/W
Initial value Access
00000000B
R/W
(Continued)
114
MB91360G Series
(Continued)
DDRP
7
6
5
4
3
2
1
0
Address : 00000409H
PP7
PP6
PP5
PP4
PP3
PP2
PP1
PP0
DDRQ
7
6
5
4
3
2
1
0
Address : 0000040AH
⎯
⎯
PQ5
PQ4
PQ3
PQ2
PQ1
PQ0
DDRR
7
6
5
4
3
2
1
0
Address : 0000040BH
PR7
PR6
PR5
PR4
PR3
PR2
PR1
PR0
DDRS
7
6
5
4
3
2
1
0
Address : 0000040CH
PS7
PS6
PS5
PS4
PS3
PS2
PS1
PS0
Initial value Access
00000000B
R/W
Initial value Access
--000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
115
MB91360G Series
Port function registers (PFR)
PFR7
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000617H
P77
P76
P75
P74
P73
P72
P71
P70
PFR8
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000618H
P87
P86
P85
P84
P83
P82
⎯
⎯
111110 - -B
PFR9
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000619H
P97
P96
P95
P94
P93
P92
P91
P90
PFRB
7
6
5
4
3
2
1
0
Address : 0000061BH
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PFR27
7
6
5
4
3
2
1
0
Address : 00000627H
P277
P276
P275
P274
P273
P272
P271
P270
PFRG
7
6
5
4
3
2
1
0
Address : 00000410H
PG7
PG6
PG5
PG4
PG3
PG2
PG1
PG0
PFRH
7
6
5
4
3
2
1
0
Address : 00000411H
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
PFRI
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000412H
⎯
⎯
⎯
⎯
PI3
⎯
⎯
⎯
- - - - 0 - - -B
PFRJ
7
6
5
4
3
2
1
0
Initial value Access
Address : 00000413H
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
PFRK
7
6
5
4
3
2
1
0
Address : 00000414H
PK7
PK6
PK5
PK4
PK3
PK2
PK1
PK0
PFRL
7
6
5
4
3
2
1
0
Address : 00000415H
PL7
PL6
PL5
PL4
PL3
PL2
PL1
PL0
PFRM
7
6
5
4
3
2
1
0
Address : 00000416H
⎯
⎯
⎯
⎯
PM3
PM2
PM1
PM0
PFRN
7
6
5
4
3
2
1
0
Address : 00000417H
⎯
⎯
PN5
PN4
PN3
PN2
PN1
PN0
00001111B
11110101B
R/W
R/W
R/W
Initial value Access
00000000B
R/W
Initial value Access
1111 - 00 -B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
R/W
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
- - - - 0000B
R/W
Initial value Access
- - 000000B
R/W
(Continued)
116
MB91360G Series
(Continued)
PFRO
7
6
5
4
3
2
1
0
Address : 00000418H
PO7
PO6
PO5
PO4
PO3
PO2
PO1
PO0
PFRP
7
6
5
4
3
2
1
0
Address : 00000419H
PP7
PP6
PP5
PP4
PP3
PP2
PP1
PP0
PFRQ
7
6
5
4
3
2
1
0
Address : 0000041AH
⎯
⎯
PQ5
PQ4
PQ3
PQ2
PQ1
PQ0
PFRR
7
6
5
4
3
2
1
0
Address : 0000041BH
PR7
PR6
PR5
PR4
PR3
PR2
PR1
PR0
PFRS
7
6
5
4
3
2
1
0
Address : 0000041CH
PS7
PS6
PS5
PS4
PS3
PS2
PS1
PS0
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
- - 000000B
R/W
Initial value Access
00000000B
R/W
Initial value Access
00000000B
R/W
117
MB91360G Series
5. DMA Controller (DMAC)
The DMAC module is used to implement direct memory access (DMA) transfer in FR50 family devices.
In a DMA transfer controlled by this module, various types of data can be transferred at high speed without
involving the CPU, thus increasing system performance.
(1) Hardware configuration
The following are the main components of the DMAC module :
• Five independent DMA channels
• 5-channel independent access control circuit
• 32-bit address registers (Reload can be specified : Two registers for each channel.)
• 16-bit transfer count registers (Reload can be specified : One register for each channel.)
• 4-bit block count registers (One register for each channel)
• External transfer request input pins DREQ0, DREQ1, and DREQ2 (only ch0, ch1, and ch2)
• External transfer request acceptance output pins DACK0, DACK1, and DACK2 (only ch0, ch1, and ch2)
• DMA termination output pins DEOP0, DEOP1, and DEOP2 (only ch0, ch1, and ch2)
• Two-cycle transfer
(2) Main functions
The following are the main functions of data transfer performed by the module :
• Independent data transfer in multiple channels is enabled (5 channels) .
a : Priority (ch0 > ch1 > ch2 > ch3 > ch4)
b : Priority can be alternated between ch0 and ch1.
c : DMAC start cause
• External-only pin input (edge detection/level detection channels 0 to 2 only)
• Internal peripheral request (interrupt request is shared, including external interrupts)
• Software request (register write)
d : Transfer mode
• Demand transfer, burst transfer, step transfer, block transfer
• Addressing mode 32-bit full address specification (increase, decrease, fixed)
(An address increment/decrement size of −255 to +255 can be specified.)
• Data types of byte, halfword, and word lengths
• Single-shot/reload selectable
118
MB91360G Series
(3) Registers configuration
Channel 0 control/status register A
DMACA0 0000200 H
Channel 0 control/status register B
DMACB0 0000204 H
Channel 1 control/status register A
DMACA1 0000208 H
Channel 1 control/status register B
DMACB1 000020CH
Channel 2 control/status register A
DMACA2 0000210 H
Channel 2 control/status register B
DMACB2 0000214 H
Channel 3 control/status register A
DMACA3 0000218 H
Channel 3 control/status register B
DMACB3 000021CH
Channel 4 control/status register A
DMACA4 0000220 H
Channel 4 control/status register B
DMACB4 0000224 H
Overall control register
D M A C R 0000240 H
Channel 0 transfer source address register
DMASA0 0001000 H
Channel 0 transfer destination address register DMADA0 0001004H
Channel 1 transfer source address register
DMASA1 0001008 H
Channel 1 transfer destination address register DMADA1 000100CH
Channel 2 transfer source address register
DMASA2 0001010 H
Channel 2 transfer destination address register DMADA2 0001014H
Channel 3 transfer source address register
DMASA3 0001018 H
Channel 3 transfer destination address register DMADA3 000101CH
Channel 4 transfer source address register
DMASA4 0001020 H
Channel 4 transfer destination address register DMADA4 0001024H
119
MB91360G Series
(4) Block diagram
Counter
DMA trnasfer request
to bus controller
Selector
Write
back
Buffer
DTC 2-step register DTCR
DMA start
cause selection
circuit and
request
acceptance
control
Peripheral start request/stop
input
External pin start request/stop input
Counter
DSS [3:0]
Read/Write
control
Selector
DDNO
Status
transition
circuit
Clear peripheral interrupt
TYPE, MOD, WS
DDNO register
Selector
DSAD 2-step register
SDAM, SASZ [7:0] SADR
DDAD 2-step register
DADM, DASZ [7:0] DADR
Write-back
Selector
Counter buffer
Counter buffer
Access
Address
Write-back
DMAC 5-channel block diagram
120
IRQ [4:0]
ERIR, EDIR
DMA control
Address counter
To
bus
controller
Bus control section
BLK register
To transfer controller
Bus control section
Read
Write
Priority circuit
Selector
X-bus
Buffer
MCLREQ
MB91360G Series
6. UART
The UART is a serial I/O port for performing asynchronous (stop-start synchronization) communications.
The MB91360G series contains three UART channels.
(1)
•
•
•
•
•
•
•
•
Features
Full-duplex, double buffering
Supports asynchronous (stop-start synchronization) communications
Supports multi-processor mode
Fully programmable baud rate
The baud rate can be set using an internal timer. (See the U-TIMER section.)
Supports flexible baud rate setting using an external clock
Error detection function (parity, framing, overrun)
Non return to zero (NRZ) transfer signal
Supports DMA transfer activation using an interrupt
121
MB91360G Series
(2) Register configuration
Register structure
8 7
15
Access
0
SCR
SMR
R/W
SSR
SIDR (R)/SODR (W)
R/W
ULS
8 bits
8 bits
Serial input register (SIDR)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Serial output register (SODR)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Serial status register (SSR)
7
6
5
4
3
2
1
0
PE
ORE
FRE
RDRF
TDRE
⎯
RIE
TIE
Serial mode register (SMR)
7
6
5
4
3
2
1
0
MD1
MD0
⎯
⎯
CS0
⎯
SCKE
⎯
Serial control register (SCR)
7
6
5
4
3
2
1
0
PEN
P
SBL
CL
A/D
REC
RXE
TXE
UART level select register (ULS)
SMR
SCR
122
Address
Bits
0000 0063H
0000 006FH
0000 007BH
Address
Bits
0000 0062H
0000 006EH
0000 007AH
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
NSDO
NSDI
UTDBL
UDBL
7
6
5
4
3
2
1
0
MD1
MD2
R/W
R/W
7
6
5
4
3
2
1
0
PEN
P
SBL
CL
A/D
REC
RXE
TXE
Initial value
00000100B
R/W
R/W
R/W
R/W
R/W
W
R/W
R/W
← Access
Reserved Reserved
CS0
Reserved Reserved Reserved
Initial value
00 - - 0 - 00B
← Access
W
MB91360G Series
(3) Block diagram
Control signals
Reception interrupt
(to CPU)
SCK (Clock)
From U-TIMER
Transmission
interrupt (to CPU)
Transmitting clock
Clock
selection
circuit
SI
(Reception data)
Receiving clock
Reception control
circuit
Transmission
control circuit
Start bit detecter
Transmission
start circuit
Received bit
counter
Transmission
bit counter
Received parity
bit counter
Transmission
parity counter
SO
(Transmission data)
Transmission
Shifter
Reception
Shifter
Reception status
detecton circuit
Reception
completed
Start of
transmission
SIDR
SODR
Reception error
occurrence
signal for DMA (to DMAC)
R - bus
MD1
MD0
SMR
register
CS0
SCR
register
PEN
P
SBL
CL
A/D
REC
RXE
TXE
SSR
register
PE
ORE
FRE
RDRF
TDRE
RIE
TIE
Control signals
123
MB91360G Series
7. U-TIMER (16-bit Timer for UART Baud Rate Generation)
The U-timer (U-TIMER) is a 16-bit timer used to generate the baud rate for the UART. The operating frequency
of the chip and the U-TIMER reload value can be combined to set a user-defined baud rate.
The MB91360G series contains three U-TIMER channels. The intervaltimers can count for a maximum of 216 × φ.
(1) Block diagram
0
15
UTIMR (reload register)
Load
15
0
UTIM (U-timer)
Clock
φ
(Peripheral clock)
Underflow
control
f.f.
124
To UART
MB91360G Series
(2) Register configuration
Register structure
8 7
15
0
Access
UTIM
R
UTIMR
W
DRCL
R/W
UTIMC
R : Read,
W : Write
UTIM Address Bits
ch0 00000068H
ch1 00000074H
ch2 00000080H
15
14
2
1
0
b15
b14
b2
b1
b0
15
14
2
1
0
b15
b14
b2
b1
b0
2
1
0
UTST
UTCR
Initial value Access
0
R
UTIMR Reload Register
UTIMR Address Bits
ch0 00000068H
ch1 00000074H
ch2 00000080H
Initial value Access
0
W
UTIMC U Timer Control Register
UTIMC Address
ch0 0000006BH
ch1 00000077H
ch2 00000083H
7
6
5
4
UCC1
⎯
⎯
⎯
3
UNDR Reserved
Initial value Access
0---0001
R/W
125
MB91360G Series
8. PWM Timer
The PWM (Pulse Width Modulation) timer can output high-precision pulse waves at an arbitrary cycle and pulse
width (duty ratio) .
The MB91360G series contains eight PWM timer channels. Each of the channels consists of a 16-bit downcounter, cycle setting register, duty setting register, and pin controller.
The control status register for each channel is used to indicate the operation status of the PWM timer. General
control registers 1 and 2 are common registers shared by four channels, serving for input and software triggering.
(1) Features
• The count clock for the 16-bit down-counter can be selected from among the following four types :
Internal clocks : φ, φ/4, φ/16, φ/64 (φ : Machine clock for peripherals)
• The counter can be initialized to “FFFFH” by a reset or underflow.
The 16-bit down-counter causes an underflow when it changes from “0000H” to “FFFFH”.
• Each channel has PWM outputs.
Eight channels : Eight output pins
• Registers
Cycle setting register : Data reload register with buffer
Data transfer from the buffer is performed either when an activation trigger is detected or when
the down-counter causes an underflow (cycle match) . The output is inverted at a cycle match.
Duty setting register : Compare register with buffer.
The value set in this register is compared to the counter value. The output is inverted when the values
match (duty match) .
• Pin control
A duty match causes a reset to “1” (given priority) .
An underflow causes a reset to “0”.
The output value fix mode enables output of all “L” or all “H”.
The polarity can also be specified.
• Interrupt requests can be generated by selecting the following interrupt sources :
Activation of the PWM timer (software trigger or trigger input)
Occurrence of an underflow (cycle match)
Occurrence of a duty match
Occurrence of an underflow (cycle match) or duty match
• You can set simultaneous activation of two or more channels using software or another interval timer. You can
also set restarting the PWM timer during operation.
126
MB91360G Series
(2) Register configuration for ch 0 to ch 3
Address
Bits
87
15
GCN10
00000118 H
0000011AH
0 Access
PDBL0
GCN20
Register name
R/W
General control register 10
R/W
Disable/General control register 20
PWM timer ch 0
00000120 H
PTMR0
R
ch0 timer register
00000122 H
PCSR0
W
ch0 cycle setting register
00000124 H
PDUT0
W
ch0 duty setting register
R/W
ch0 control status registers
00000126 H
PCNL0
PCNH0
PWM timer ch 1
00000128 H
PTMR1
R
ch1 timer register
0000012AH
PCSR1
W
ch1 cycle setting register
0000012CH
PDUT1
W
ch1 duty setting register
R/W
ch1 control status registers
0000012EH
PCNH1
PCNL1
PWM timer ch 2
00000130 H
PTMR2
R
ch2 timer register
00000132 H
PCSR2
W
ch2 cycle setting register
00000134 H
PDUT2
W
ch2 duty setting register
R/W
ch2 control status registers
00000136 H
PCNL2
PCNH2
PWM timer ch 3
00000138 H
PTMR3
R
ch3 timer register
0000013AH
PCSR3
W
ch3 cycle setting register
0000013CH
PDUT3
W
ch3 duty setting register
R/W
ch3 control status registers
0000013EH
PCNH3
PCNL3
127
MB91360G Series
(3) PWM timer registers for ch 4 to ch 7
Address
Bits
87
15
GCN11
0000011CH
0000011EH
0 Access
PDBL1
GCN21
Register name
R/W
General control register 11
R/W
Disable/General control register 21
PWM timer ch 4
00000140 H
PTMR4
R
ch4 timer register
00000142 H
PCSR4
W
ch4 cycle setting register
00000144 H
PDUT4
W
ch4 duty setting register
R/W
ch4 control status registers
00000146 H
PCNL4
PCNH4
PWM timer ch 5
00000148 H
PTMR5
R
ch5 timer register
0000014AH
PCSR5
W
ch5 cycle setting register
0000014CH
PDUT5
W
ch5 duty setting register
R/W
ch5 control status registers
0000014EH
PCNH5
PCNL5
PWM timer ch 6
00000150 H
PTMR6
R
ch6 timer register
00000152 H
PCSR6
W
ch6 cycle setting register
00000154 H
PDUT6
W
ch6 duty setting register
R/W
ch6 control status registers
00000156 H
PCNL6
PCNH6
PWM timer ch 7
00000158 H
PTMR7
R
ch7 timer register
0000015AH
PCSR7
W
ch7 cycle setting register
0000015CH
PDUT7
W
ch7 duty setting register
R/W
ch7 control status registers
0000015EH
128
PCNH7
PCNL7
MB91360G Series
(4) Configuration diagram of the entire PWM timer
16-bit reload timer
Output pins
OCPA0 (PWM0)
TRG input
PWM timer ch0
ch0
ch1
General control
register 10
(source selection)
General control
register 20
Disable
register 0
16-bit reload timer
ch2
ch3
General control
register 11
(source selection)
General control
register 21
Disable
register 1
TRG input
PWM timer ch1
OCPA1 (PWM1)
TRG input
PWM timer ch2
OCPA2 (PWM2)
TRG input
PWM timer ch3
OCPA3 (PWM3)
TRG input
PWM timer ch4
OCPA4 (PWM4)
TRG input
PWM timer ch5
OCPA5 (PWM5)
TRG input
PWM timer ch6
OCPA6 (PWM6)
TRG input
PWM timer ch7
OCPA7 (PWM7)
(5) Configuration diagram of PWM timer 1 ch
Cycle setting register
Duty setting register
PCSR
PDUT
Prescalar
φ/1
φ/4
φ / 16
φ / 64
cmp
Load
Clock
16-bit down-counter
Start
Underflow
PPG mask
S
Peripheral clock (φ)
Q
PWM output
R
Inverted bit
Enable
TRG input
(Internal trigger input)
Edge
detection
Interrupt
selection
IRQ
(Interrupt request signal)
Software trigger
129
MB91360G Series
9. 16-bit Reload Timer
Each 16-bit reload timer consists of a 16-bit down-counter, a 16-bit reload register, a prescaler for generating
the internal count clock, and a control register.
The 16-bit reload timer can also activate DMA transfer using interrupts.
The MB91360G series contains six 16-bit reload timer channels.
(1) 16-bit reloard timer eegister configuration
Control status register (TMCSR)
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
CSL1
CSL0
⎯
⎯
7
6
5
4
3
2
1
0
⎯
⎯
⎯
RELD
INTE
UF
CNTE
TRG
16-bit timer register (TMR)
15
0
15
0
16-bit reload register (TMRLR)
130
MB91360G Series
(2) Block diagram
16
16-bit reload register
8
Reload
RELD
16-bit down-counter
⎯
UF
16
R-bus
⎯
GATE
OUT
CTL.
INTE
UF
IRQ
CSL1
CNTE
Clock selector
CSL0
TRG
2
φ
φ
φ
21 23 25
Clear
prescalar
PWM
(Reload timer 0 channel to 3 channel)*
A/D
(Reaload timer 4 channel)*
* Internally connected
Internal clock
131
MB91360G Series
10. Bit Search Module
The bit search module searches for a “0”, “1”, or change-point in the data written to the input register and returns
the position of the detected bit.
This section describes the data register for detecting zeros (BSD0) , data register for detecting ones (BSD1) ,
data register for detecting change-points (BSDC) , and detection result register (BSRR) .
a : Data register for detecting zeros (BSD0)
Address
31
Register structure
0
0000 03F0H
Initial value
Access
Indeterminate
W
Initial value
Access
Indeterminate
R/W
Initial value
Access
Indeterminate
W
Initial value
Access
Indeterminate
R
b : Date register for detecting ones (BSD1)
Address
31
Register structure
0
0000 03F4H
c : Data register for detecting change points (BSDC)
Address
31
Register structure
0
0000 03F8H
d : Detection Result Register (BSRR)
Address
0000 03FCH
132
31
Register structure
0
MB91360G Series
• Block diagram of the bit search module
Input latch
D-bus
Address
decoder
Detection
mode
One-detect data conversion
Bit search circuit
Search result
133
MB91360G Series
11. 10-bit A/D Converter (Successive Approximation Conversion Type)
This section provides an overview of the A/D converter, describes the register structure and functions, and
describes the operation of the A/D converter.
A/D Converter converts analog input voltage into digital values, and provides the following features.
• Conversion time : minimum 178 cycles (32 MHz : 5.6 µs, 24 MHz : 7.4 µs, 16 MHz : 11.2 µs) per channel
• RC type successive approximation conversion with sample & hold circuit
• 10-bit resolution
• Program selection analog input from 16 channels
Single conversion mode : conversion of one selected channel
Scan conversion mode : continuous conversion of multiple channels, programmable for up to 16 channels
Single conversion mode : Convert the specified channel once only.
• Continuous mode : Repeatedly convert the specified channels.
• Stop mode : Convert one channel then temporarily halt until the next activation.
(Enables synchronization of the conversion start timing.)
• A/D conversion can be followed by an A/D conversion interrupt request to CPU. This interrupt, an option that
is ideal for continuous processing can be used to start a DMA transfer of the results of A/D conversion to
memory.
• Startup may be by software, external trigger (falling edge) or timer (rising edge)
134
MB91360G Series
8 7
15
0
ADMD
ADCH
ADCS
ADCD
ADBL
8 bit
8 bit
Channel setting register (ADCH)
bit
7
6
5
4
3
2
1
0
ANS3
ANS2
ANS1
ANS0
ANE3
ANE2
ANE1
ANE0
bit
15
14
13
12
11
10
9
8
Address : 00009CH
⎯
⎯
⎯
⎯
MOD1
MOD0
STS1
STS0
7
6
5
4
3
2
1
0
BUSY
INT
INTE
PAUS
⎯
⎯
STRT
Reserved
Address : 00009DH
Mode register (ADMD)
Control status register (ADCS)
bit
Address : 00009FH
Data register (ADCD)
bit
7
6
5
4
3
2
1
0
Address : 0000A1H
D7
D6
D5
D4
D3
D2
D1
D0
bit
15
14
13
12
11
10
9
8
Address : 0000A0H
⎯
⎯
⎯
⎯
⎯
⎯
D9
D8
bit
15
14
13
12
11
10
9
8
Address : 0000A3H
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
Disable register (ADBL)
135
MB91360G Series
• Block diagram
AVCC
AVRH/AVRL
MPX
AVSS
D/A Converter
Input circuit
Sequential
comparison register
Data bus
Comparator
Sample-and-hold circuit
Decoder
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
AN8
AN9
ANA
ANB
ANC
AND
ANE
ANF
A/D data register
ADCD
A/D channel setting register
A/D mode register
Trigger activation
A/D control status register
ADCH
ADMD
ADCS
ATGX
Timer activation
Output of 16-bit reload timer 4
(internal connection)
Machine clock (φ)
136
Operating clock
Prescaler
MB91360G Series
12. Interrupt Controller
An interrupt controller controls interrupt acceptance and arbitration processing.
Hardware configuration
This module consists of the following :
• ICR register
• Interrupt priority evaluation circuit
• Interrupt level and interrupt number (vector) generator
• Hold request cancel request generator
Major functions
This module has the following major functions :
• Detecting an NMI request or interrupt request
• Priority evaluation (using the level or number)
• Transferring the level of the interrupt cause in the evaluation result (to the CPU)
• Transferring the number of the interrupt cause in the evaluation result (to the CPU)
• Instructing recovery from stop mode due to an NMI or interrupt level other than 11111 (to the CPU)
• Generating a hold request cancel request for the bus master
137
MB91360G Series
(1) Register configuration
bit 7
6
5
4
3
2
1
0
Address : 00000440H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR00
Address : 00000441H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR01
Address : 00000442H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR02
Address : 00000443H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR03
Address : 00000444H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR04
Address : 00000445H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR05
Address : 00000446H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR06
Address : 00000447H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR07
Address : 00000448H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR08
Address : 00000449H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR09
Address : 0000044AH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR10
Address : 0000044BH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR11
Address : 0000044CH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR12
Address : 0000044DH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR13
Address : 0000044EH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR14
Address : 0000044FH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR15
Address : 00000450H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR16
Address : 00000451H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR17
Address : 00000452H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR18
Address : 00000453H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR19
Address : 00000454H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR20
Address : 00000455H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR21
Address : 00000456H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR22
Address : 00000457H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR23
Address : 00000458H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR24
Address : 00000459H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR25
Address : 0000045AH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR26
Address : 0000045BH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR27
Address : 0000045CH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR28
Address : 0000045DH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR29
Address : 0000045EH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR30
Address : 0000045FH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR31
R
R/W
R/W
R/W
R/W
(Continued)
138
MB91360G Series
(Continued)
bit 7
6
5
4
3
2
1
0
Address : 00000460H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR32
Address : 00000461H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR33
Address : 00000462H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR34
Address : 00000463H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR35
Address : 00000464H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR36
Address : 00000465H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR37
Address : 00000466H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR38
Address : 00000467H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR39
Address : 00000468H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR40
Address : 00000469H
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR41
Address : 0000046AH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR42
Address : 0000046BH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR43
Address : 0000046CH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR44
Address : 0000046DH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR45
Address : 0000046EH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR46
Address : 0000046FH
⎯
⎯
⎯
ICR4
ICR3
ICR2
ICR1
ICR0
ICR47
R
R/W
R/W
R/W
R/W
LVL4
LVL3
LVL2
LVL1
LVL0
R
R/W
R/W
R/W
R/W
Address : 00000045H
MHALTI
R/W
⎯
⎯
HRCL
139
MB91360G Series
(2) Block diagram
UNMI
WAKEUP (1 if LEVEL = 11111)
Priority evaluation
NMIRQ
(NMI request)
LEVEL4 to 0
5
NMI
processing
LEVEL evaluation
R100
ICR00
VECTOR
evaluation
R147
ICR47
(DLYIRQ)
R-bus
140
6
LEVEL
and
VECTOR
generation
HLDREQ
withdrawal
request
MHALT1
VCT5 to 0
MB91360G Series
13. External Interrupt/NMI Control Block
The external interrupt/NMI controller controls external interrupt requests input from the NMIX and INT0 to INT7
pins.
Detection of “H” levels, “L” levels, rising edges, or falling edges can be selected (except for the NMI) .
The external interrupt/NMI controller can also be used for DMA requests.
This section lists the registers of the controller and provides its block diagram.
(1) Register configuration of the external interrupt NMI controller
External interruption permission register (ENIR)
Bit
7
6
5
4
3
2
1
0
EN7
EN6
EN5
EN4
EN3
EN2
EN1
EN0
15
14
13
12
11
10
9
8
ER7
ER6
ER5
ER4
ER3
ER2
ER1
ER0
External interruption factors register (EIRR)
Bit
Request level setting register (ELVR)
Bit
Bit
15
14
13
12
11
10
9
8
LB7
LA7
LB6
LA6
LB5
LA5
LB4
LA4
7
6
5
4
3
2
1
0
LB3
LA3
LB2
LA2
LB1
LA1
LB0
LA0
(2) Block diagram
R-bus
8
Enable interrupt request register
9
Interrupt request
Gate
8
Request F/F
Edge detect
circuit
9
INT0 to 7
NMIX
External interrupt request register
8
External level register
141
MB91360G Series
14. Delayed Interrupt
Delayed interrupt control register (DICR)
The delayed interrupt control register (DICR) is a delayed interrupt generator register and is used to generate
the task switching interrupt.
Structure of the DICR
Address
00000044H
142
Bits
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DLYI
Initial value
-------0
R/W
← Access
MB91360G Series
15. Clock Generation
The MB91360G series generates internal operating clocks as follows :
• Base clock generation : Device scales clock source input by 2 (X clock) or oscillates base clock with PLL to
generate basic clock (PLL clock)
• Generation of each internal clock : Device scales base clock to generate clocks supplied to each block
Generation and control of each clock are explained below.
Some devices allow the operation of the RTC module based on a separate 32 kHz subclock. See the section
“27. Subclock” for more details.
(1) Register configuration
RSRR : Reset source register, Watchdog timer control register
bit
address : 00000480H
access
Initial Value (INITX)
Initial Value (INIT)
Initial Value (RST)
After Boot ROM **
15
14
13
12
11
10
9
8
INIT
HSTB
WDOG
ERST
SRST
⎯
WT1
WT0
R
1
*
X
0
R
0
*
X
0
R
0
*
X
0
R
0
X
*
0
R
0
X
*
0
⎯
⎯
⎯
⎯
0
R/W
0
0
0
0
R/W
0
0
0
0
* : varies with reset factor
x : not initialized
** : After execution of the program in the internal boot ROM the reset source is visible
STCR : Standby control register
bit
address : 00000481H
access
Initial Value (INITX)
Initial Value (HSTX) *
Initial Value (INIT)
Initial Value (RST)
7
6
5
4
3
2
STOP
SLEEP
HIZ
SRST
OS1
OS0
R/W
0
0
0
0
R/W
0
0
0
0
R/W
1
1
1
X
R/W
1
1
1
1
R/W
0
1
X
X
R/W
0
1
X
X
1
0
OSCD2 OSCD1
R/W
1
1
1
X
R/W
1
1
1
X
* : Valid only when this initialization is performed simultaneously with initialization by INITX : others same as INIT.
(Continued)
143
MB91360G Series
TBCR : Time-based counter control register
bit
address : 00000482H
Initial Value (INIT)
Initial Value (RST)
15
14
13
12
11
10
TBIF
TBIE
TBC2
TBC1
TBC0
⎯
0
0
R/W
0
0
R/W
X
X
R/W
X
X
R/W
X
X
R/W
X
X
R/W
9
8
SYNCR SYNCS
0
X
R/W
0
X
R/W
CTBR : Time-based counter clear register
bit
address : 00000483H
Initial Value (INIT)
Initial Value (RST)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
14
13
12
11
10
9
8
CLKR : Clock source control register
bit
address : 00000484H
15
PLL2S0 PLL1S2 PLL1S1 PLL1S0 PLL2EN PLL1EN CLKS1
R/W
0
X
Initial Value (INIT)
Initial Value (RST)
R/W
0
X
R/W
0
X
R/W
0
X
CLKS0
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
WPR Watchdog reset generation postponement register
bit
7
6
5
4
3
2
1
0
address : 00000485H
D7
D6
D5
D4
D3
D2
D1
D0
Initial Value (INIT)
Initial Value (RST)
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
W
X
X
DIVR0 : Base clock division setting register 0
bit
7
6
5
4
3
2
1
0
address : 00000486H
B3
B2
B1
B0
P3
P2
P1
P0
Initial Value (INIT)
Initial Value (RST)
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
1
X
R/W
1
X
DIVR1 : Base clock division setting register 1
bit
7
6
5
4
3
2
1
0
address : 00000487H
T3
T2
T1
T0
S3
S2
S1
S0
Initial Value (INIT)
Initial Value (RST)
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
R/W
0
X
(Continued)
144
MB91360G Series
(Continued)
CMCR : Clock control for CAN modules
address
0164H
address
0165H
initial
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
PRE7
PRE6
PRE5
PRE4
PRE3
PRE2
PRE1
PRE0
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
R/W
1
11111111
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
initial
CAL
MSEL
MTST
SCLK
MSRT
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
PRES CDSELE IRNG
R/W
0
R/W
0
R/W
0
00000000
Subclock RTC32 (CLKR2)
This register is used to control the RTC32 mode bit for use in subclock system.
address
000046H
access
initial value
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
⎯
⎯
⎯
⎯
⎯
⎯
⎯
RTC32
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
R/W
0
R/W
0
R/W
0
145
MB91360G Series
(2) Block diagram
R
[Clock generation block]
DIVR0 and DIVR1
registers
b
u
s
CPU clock division
Ext. bus clock division
Stop control
Resource clock division
CPU clock
CLKB
Resource clock
CLKP
Ext. bus clock
CLKT
CLKR register
SELCLK
X0
X1
Oscillator
circuit
4 MHz
PLL1
1
MONCLK
Clock for CAN
CANCLK
Clock
mod
1/2
Clock for RTC
0
X0A
X1A
Oscillator
circuit
32 kHz
[Stop/sleep control block]
STCR register
internal Interrrupt
Stop state
State
transition
control
circuit
internal Reset
Sleep state
Reset
occurrence F/F
Reset
occurrence F/F
HSTX
Internal reset (RST)
Internal reset (INIT)
[Reset source circuit]
RSTX
INITX
RSRR register
WPR register
Watchdog F/F
Time-base counter
CTBR register
TBCR register
Overflow detect. F/F
Time-base timer
interrupt request
Interrupt enable
[Watchdog control block]
146
MB91360G Series
16. Bus Interface
The external bus interface controls the interfaces with the external memory and external I/Os.
• Up to 32-bit (4 GB) address output.
• Up to eight independent banks provided by chip-select function
The banks can be set in 64-KB (minimum) at any position in the logic address space.
Can be set to no area
• 32/16/8 bit bus width setup can be performed for each chip-select area.
• Programmable automatic memory wait (up to 7 cycles) insertion
• Unused address/data pins can be used as I/O ports. (But see notes below)
Note : Chip Select Area CS7 is used for the internal CAN modules. The necessary register settings are done by
an internal boot routine. Take care not to overwrite register bits related to this CS area.
If the CAN macros which are connected internally to the external bus (also called User Logic Bus) are used,
a certain number of data, address and control ports of the external bus interface cannot be configured as
general purpose I/O ports.
(1) Register Configuration
Area select registers (ASR0 to ASR7)
ASR0
15
14
13
12
...
2
1
0
00000640H
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR1
15
14
13
12
...
2
1
0
00000644H
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR2
15
14
13
12
...
2
1
0
00000648H
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR3
15
14
13
12
...
2
1
0
0000064CH
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR4
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR5
15
14
13
12
...
2
1
0
00000654H
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR6
15
14
13
12
...
2
1
0
00000658H
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
ASR7
15
14
13
12
...
2
1
0
0000065CH
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
0000650H
Initial value
INIT
RST
0000H
0000H
Access
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Note: After execution of the code in the initial boot ROM ASR0 is set to “0x20”, and ASR7 to “0x10”.
(Continued)
147
MB91360G Series
(Continued)
Area mask register (AMR0 to AMR7)
AMR0
00000642H
AMR1
00000646H
AMR2
0000064AH
AMR3
0000064EH
AMR4
0000652H
AMR5
00000656H
AMR6
0000065AH
AMR7
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
A31
A30
A29
PO4
...
PO3
...
A18
A17
A16
15
14
13
12
...
2
1
0
PO4
...
PO3
...
A18
A17
A16
A31
A30
A29
0000065EH
Area mode registers (AMD0 to AMD7)
00000660H
00000661H
00000662H
to
00000667H
⎯
⎯
Initial value
INIT
RST
FFFFH FFFFH
CHE7
CHE6
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
Initial value
Access
INIT
RST
0000H XXXXH
W
INIT
RST
-0000111B -00XX111B
-0000000B -XXXXXXXB
R/W
--000000B --XXXXXXB
to
to
--000000B --XXXXXXB
RDYE
BW1
BW0
WTC2
WTC1
WTC0
CHE5
CHE4
CHE3
CHE2
CHE1
CHE0
11111111B R/W
CSE4
CSE3
CSE2
CSE1
CSE0
00000001B R/W
CSE (Chip Select Enable register)
00000668H
148
CSE7
CSE6
CSE5
W
Initial value
Access
INIT
RST
0000H XXXXH
W
CHE (CacHe Enable register)
00000670H
Access
MB91360G Series
(2) Block diagram
Address bus
Data bus
A-OUT
32
External
data bus
32
Write bus
Switch
Read buffer
Switch
MUX
Data block
Address block
+1 or +2
External
address bus
Address buffer
ASR
CS0X to CS7X
ASZ
Comparator
External pin control section
RDX
WR0X, WR1X
WR2X, WR3X
All block control
resisters
&
control
BRQ
BGRNTX
RDY
CLK
149
MB91360G Series
17. CAN Controller
This section provides an overview of the CAN Interface, describes the register structure and functions, and
describes the operation of the CAN Interface.
The CAN controller is a module built into a MB91360G series. The CAN (Controller Area Network) is the standard
protocol for serial communication between automobile controllers and is widely used in industrial applications.
The CAN controller has the following features :
• Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
• Supports transmitting of data frames by receiving remote frames
• 16 transmitting/receiving message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
• Supports full-bit comparison, full-bit mask and partial bit mask filtering.
- Two acceptance mask registers in either standard frame format or extended frame formats
• Bit rate programmable from 10 Kbits/s to 1 Mbits/s (when input clock is at 16 MHz)
The following sections only describe CAN 0. For the addresses of the registers of the other CAN channels see
the I/O map.
The address shown assume that the CS7 area is defined as described in the chapter about the internal Boot ROM.
150
MB91360G Series
(1) List of control registers
List of Control Registers
Address
CAN0
100000H
100001H
100002H
100003H
100004H
100005H
100006H
100007H
100008H
100009H
10000AH
10000BH
10000CH
10000DH
10000EH
10000FH
100010H
100011H
100012H
100013H
100014H
100015H
100016H
100017H
100018H
100019H
Register
Abbreviation
Access
Initial Value
Message buffer valid register
BVALR0
R/W
00000000 00000000
Transmit request register
TREQR0
R/W
00000000 00000000
Transmit cancel register
TCANR0
W
00000000 00000000
Transmit complete register
TCR0
R/W
00000000 00000000
Receive complete register
RCR0
R/W
00000000 00000000
Remote request receiving register
RRTRR0
R/W
00000000 00000000
Receive overrun register
ROVRR0
R/W
00000000 00000000
Receive interrupt enable register
RIER0
R/W
00000000 00000000
Control status register
CSR0
R/W, R
00 - - - 000 0 - - - - 0 - 1
Last event indicator register
LEIR0
R/W
- - - - - - - - 000 - 0000
Receive/transmit error counter
RTEC0
R
00000000 00000000
Bit timing register
BTR0
R/W
-1111111 11111111
IDE register
IDER0
R/W
XXXXXXXX XXXXXXXX
(Continued)
151
MB91360G Series
(Continued)
Address
CAN0
10001AH
10001BH
10001CH
10001DH
10001EH
10001FH
Register
Abbreviation
Access
Initial Value
Transmit RTR register
TRTRR0
R/W
00000000 00000000
Remote frame receive waiting register
RFWTR0
R/W
XXXXXXXX XXXXXXXX
Transmit interrupt enable register
TIER0
R/W
00000000 00000000
100020H
100021H
100022H
XXXXXXXX XXXXXXXX
Acceptance mask select register
AMSR0
R/W
XXXXXXXX XXXXXXXX
100023H
100024H
100025H
100026H
XXXXXXXX XXXXXXXX
Acceptance mask register 0
AMR00
R/W
XXXXX - - - XXXXXXXX
100027H
100028H
100029H
10002AH
10002BH
152
XXXXXXXX XXXXXXXX
Acceptance mask register 1
AMR10
R/W
XXXXX - - - XXXXXXXX
MB91360G Series
(2) Message buffers
List of Message Buffers (ID Registers)
Address
CAN0
10002CH
to
10004BH
Register
Abbreviation
Access
Initial Value
General-purpose RAM
⎯
R/W
XXXXXXXX
to
XXXXXXXX
10004CH
10004DH
10004EH
XXXXXXXX XXXXXXXX
ID register 0
IDR00
R/W
XXXXX - - - XXXXXXXX
10004FH
100050H
100051H
100052H
XXXXXXXX XXXXXXXX
ID register 1
IDR10
R/W
XXXXX - - - XXXXXXXX
100053H
100054H
100055H
100056H
XXXXXXXX XXXXXXXX
ID register 2
IDR20
R/W
XXXXX - - - XXXXXXXX
100057H
100058H
100059H
10005AH
XXXXXXXX XXXXXXXX
ID register 3
IDR30
R/W
XXXXX - - - XXXXXXXX
10005BH
10005CH
10005DH
10005EH
XXXXXXXX XXXXXXXX
ID register 4
IDR40
R/W
XXXXX - - - XXXXXXXX
10005FH
100060H
100061H
100062H
XXXXXXXX XXXXXXXX
ID register 5
IDR50
R/W
XXXXX - - - XXXXXXXX
100063H
100064H
100065H
100066H
100067H
XXXXXXXX XXXXXXXX
ID register 6
IDR60
R/W
XXXXX - - - XXXXXXXX
(Continued)
153
MB91360G Series
Address
CAN0
Register
Abbreviation
Access
100068H
100069H
10006AH
XXXXXXXX XXXXXXXX
ID register 7
IDR70
R/W
XXXXX - - - XXXXXXXX
10006BH
10006CH
10006DH
10006EH
XXXXXXXX XXXXXXXX
ID register 8
IDR80
R/W
XXXXX - - - XXXXXXXX
10006FH
100070H
100071H
100072H
XXXXXXXX XXXXXXXX
ID register 9
IDR90
R/W
XXXXX - - - XXXXXXXX
100073H
100074H
100075H
100076H
XXXXXXXX XXXXXXXX
ID register 10
IDR10
R/W
XXXXX - - - XXXXXXXX
100077H
100078H
100079H
10007AH
XXXXXXXX XXXXXXXX
ID register 11
IDR11
R/W
XXXXX - - - XXXXXXXX
10007BH
10007CH
10007DH
10007EH
XXXXXXXX XXXXXXXX
ID register 12
IDR12
R/W
XXXXX - - - XXXXXXXX
10007FH
100080H
100081H
100082H
XXXXXXXX XXXXXXXX
ID register 13
IDR13
R/W
XXXXX - - - XXXXXXXX
100083H
100084H
100085H
100086H
100087H
Initial Value
XXXXXXXX XXXXXXXX
ID register 14
IDR14
R/W
XXXXX - - - XXXXXXXX
(Continued)
154
MB91360G Series
(Continued)
Address
CAN0
Register
Abbreviation
Access
100088H
100089H
10008AH
Initial Value
XXXXXXXX XXXXXXXX
ID register 15
IDR15
R/W
XXXXX - - - XXXXXXXX
10008BH
List of Message Buffers (DLC Registers and Data Registers)
Address
CAN0
10008CH
10008DH
10008EH
10008FH
100090H
100091H
100092H
100093H
100094H
100095H
100096H
100097H
100098H
100099H
10009AH
10009BH
10009CH
10009DH
10009EH
10009FH
1000A0H
1000A1H
Register
Abbreviation
Access
Initial Value
DLC register 0
DLCR00
R/W
- - - - XXXX
DLC register 1
DLCR10
R/W
- - - - XXXX
DLC register 2
DLCR20
R/W
- - - - XXXX
DLC register 3
DLCR30
R/W
- - - - XXXX
DLC register 4
DLCR40
R/W
- - - - XXXX
DLC register 5
DLCR50
R/W
- - - - XXXX
DLC register 6
DLCR60
R/W
- - - - XXXX
DLC register 7
DLCR70
R/W
- - - - XXXX
DLC register 8
DLCR80
R/W
- - - - XXXX
DLC register 9
DLCR90
R/W
- - - - XXXX
DLC register 10
DLCR100
R/W
- - - - XXXX
(Continued)
155
MB91360G Series
Address
Register
Abbreviation
Access
Initial Value
DLC register 11
DLCR110
R/W
- - - - XXXX
DLC register 12
DLCR120
R/W
- - - - XXXX
DLC register 13
DLCR130
R/W
- - - - XXXX
DLC register 14
DLCR140
R/W
- - - - XXXX
DLC register 15
DLCR150
R/W
- - - - XXXX
1000ACH
to
1000B3H
Data register 0 (8 bytes)
DTR00
R/W
XXXXXXXX
to
XXXXXXXX
1000B4H
to
1000BBH
Data register 1 (8 bytes)
DTR10
R/W
XXXXXXXX
to
XXXXXXXX
1000BCH
to
1000C3H
Data register 2 (8 bytes)
DTR20
R/W
XXXXXXXX
to
XXXXXXXX
1000C4H
to
1000CBH
Data register 3 (8 bytes)
DTR30
R/W
XXXXXXXX
to
XXXXXXXX
1000CCH
to
1000D3H
Data register 4 (8 bytes)
DTR40
R/W
XXXXXXXX
to
XXXXXXXX
1000D4H
to
1000DBH
Data register 5 (8 bytes)
DTR50
R/W
XXXXXXXX
to
XXXXXXXX
1000DCH
to
1000E3H
Data register 6 (8 bytes)
DTR60
R/W
XXXXXXXX
to
XXXXXXXX
1000E4H
to
1000EBH
Data register 7 (8 bytes)
DTR70
R/W
XXXXXXXX
to
XXXXXXXX
1000ECH
to
1000F3H
Data register 8 (8 bytes)
DTR80
R/W
XXXXXXXX
to
XXXXXXXX
1000F4H
to
1000FBH
Data register 9 (8 bytes)
DTR90
R/W
XXXXXXXX
to
XXXXXXXX
CAN0
1000A2H
1000A3H
1000A4H
1000A5H
1000A6H
1000A7H
1000A8H
1000A9H
1000AAH
1000ABH
(Continued)
156
MB91360G Series
(Continued)
Address
Register
Abbreviation
Access
Initial Value
1000FCH
to
100103H
Data register 10 (8 bytes)
DTR100
R/W
XXXXXXXX
to
XXXXXXXX
100104H
to
10010BH
Data register 11 (8 bytes)
DTR110
R/W
XXXXXXXX
to
XXXXXXXX
10010CH
to
100113H
Data register 12 (8 bytes)
DTR120
R/W
XXXXXXXX
to
XXXXXXXX
100114H
to
10011BH
Data register 13 (8 bytes)
DTR130
R/W
XXXXXXXX
to
XXXXXXXX
10011CH
to
100123H
Data register 14 (8 bytes)
DTR140
R/W
XXXXXXXX
to
XXXXXXXX
100124H
to
10012BH
Data register 15 (8 bytes)
DTR150
R/W
XXXXXXXX
to
XXXXXXXX
CAN0
Configuration Register (CREG)
Address
Register
Abbreviation
Access
Initial Value
Configuration register
CREG0
R/W
00000000
00000110
CAN0
10012CH
10012DH
157
MB91360G Series
(3) Block diagram
CREG
CANCLK
Clock
Configuration
CLKT
External Bus
(User Logic Bus)
PSC
PR
PH
RSJ
TOE
TS
RS
CSR HALT
NIE
NT
NS1,0
Prescaler 1 to 64
frequency division
Clock for CAN transmit/receive operation
Clock for External Bus Access
TQ (Operating clock)
Bit timing generation
SYNC, TSEG1, TSEG2
BTR
Node status change
interrupt generation
Bus
state
machine
Node status
change interrupt
Error
control
RTEC
Transmitting/
receiving
sequencer
BVALR
TREQR
TBFx,
clear
Transmitting
buffer x decision
TBFX
TBFX
TRTRR
TCR
TBFx, set, clear
TIER
Transmission complete
interrupt generator
RCR
RBFx, set
Reception complete
interrupt generation
RIER
RBFx, TBFx, set, clear
Transmission
complete
interrupt
IDR0 to 15,
DLCR0 to 15,
DTR0 to 15,
RAM
LEIR
158
Receiving buffer x
decision
RBFX
RAM address
generation
ACK
CRCER
CRC generator/
error check
Receive
shift register
ARBLOST
Acceptance
filter
TX
generation generation
RBFx, set IDSEL
0
1
Output
driver
Stuffing
CRC
TDLC
RDLC
Reception
completed
interrupt
AMSR
AMR1
ARBLOST
Transmission
shift register
RFWTR
AMR0
Overload
frame
generation
IDSEL
BITER, STFER,
CRCER, FRMER,
ACKER
TCANR
ROVRR
Error
frame
generation
Data
Acceptance
counter filter control
TDLC RDLC
RRTRR
IDLE, INT, SUSPND,
transmit, receive,
ERR, OVRLD
BITER
ACKER
FRMER
RBFX, TBFX, RDLC, TDLC, IDSEL
STFER
Destuffing/
stuffing
error check
Arbitration
check
Bit error
check
Acknowledgment
error check
PH1
Form error
check
Input
latch
RX
MB91360G Series
18. D/A Converter
This section provides an overview of the D/A converter, describes the register structure and functions, and
describes the operarton of D/A converter.This block is an R-2R format D/A converter, having ten-bit resolution.
The D/A converter has two channels.Output control can be performed independently for the two channels using
the D/A control register.
(1) Block diagram
R-bus
DA DA DA DA DA DA DA DA DA DA
19 18 17 16 15 14 13 12 11 10
DA DA DA DA DA DA DA DA DA DA
09 08 07 06 05 04 03 02 01 00
DVR
DVR
DA19
DA09
2R
DA18
2R
DA17
R
R
DA11
R
2R
R
2R
R
DA07
DA01
2R
DA10
2R
DA08
R
DA00
2R 2R
2R 2R
DAE1
Standby control
DAE0
Standby control
DA output ch1
DA output ch0
159
MB91360G Series
(2) Registers
D/A control register (DACR)
bit
Address : 0000A5H
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
MODE
DAE1
DAE0
D/A converter data register (ch 0) (DADR0)
bit
15
14
13
12
11
10
9
8
Address : 0000A6H
⎯
⎯
⎯
⎯
⎯
⎯
DA09
DA08
bit
7
6
5
4
3
2
1
0
DA07
DA06
DA05
DA04
DA03
DA02
DA01
DA00
Address : 0000A7H
D/A converter data register (ch 1) (DADR1)
bit
15
14
13
12
11
10
9
8
Address : 0000A8H
⎯
⎯
⎯
⎯
⎯
⎯
DA19
DA18
bit
7
6
5
4
3
2
1
0
DA17
DA16
DA15
DA14
DA13
DA12
DA11
DA10
bit
7
6
5
4
3
2
1
0
Address : 0000ABH
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
Address : 0000A9H
D/A clock control (DDBL)
160
MB91360G Series
19. 400 kHz I2C Interface
This section describes the functions and operation of the fast I2C interface.
The I2C interface is a serial I/O port supporting the Inter IC bus, operating as a master/slave device on the I2C bus.
(1)
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Features
Master/slave transmitting and receiving functions
Arbitration function
Clock synchronization function
General call addressing support
Transfer direction detection function
Repeated start condition generation and detection function
Bus error detection function
7 bit addressing as master and slave
10 bit addressing as master and slave
Possibility to give the interface a seven and a ten bit slave address
Acknowledging upon slave address reception can be disabled (Master-only operation)
Address masking to give interface several slave addresses (in 7 and 10 bit mode)
Up to 400 KBit transfer rate
Possibility to use built-in noise filters for SDA and SCL
Can receive data at 400 KBit if R-bus-Clock is higher than 6 MHz regardless of prescaler setting
Can generate MCU interrupts on transmission and bus error events
Supports being slowed down by a slave on bit and byte level
The I2C interface does not support SCL clock stretching on bit level since it can receive the full 400 KBit datarate
if the R-bus-Clock (CLKP) is higher than 6 MHz regardless of the prescaler setting. However, clock stretching
on byte level is performed since SCL is pulled low during an interrupt (INT = “1” in IBCR register) .
161
MB91360G Series
(2) Block diagram
IDBL2
DBL
ICCR2
5
CS4
CS3
CS2
CS1
CS0
R-bus Clock (CLKP)
FB59 Module Clock Supply
Clock disable
Clock Divider 1
2 3 4 5
32
5
Clock Selector
Sync
Clock Divider 2 (by 12)
SCL Duty Cycle Generator
Shift Clock Generator
IBSR2
BB
RSC
LRB
TRX
Bus busy
Repeat start
Bus Observer
Last Bit
Send/receive
Bus Error
ADT
Address Data
AL
Arbitration Loss Detector
ICCR2
NSF
IBCR2
BER
BEIE
MCU
IRQ
Interrupt Request
INTE
SCL
R-bus
INT
SDA
IBCR2
SCC
MSS
ACK
GCAA
Start
Start-Stop Condition
Generator
Master
ACK enable
ACK Generator
GC-ACK enable
8
IDAR
IBSR2
AAS
GCA
8
Slave
General call
ISMK
ENSB
Slave Address
Comparator
enable 7 bit mode
ITMK
ENTB
RAL
enable 10 bit mode
received ad. length
10
ITBA
10
10
7
7
162
enable
SCL
Noise
Filter
SDA
10
ITMK
7
ISBA
7
ISMK
MB91360G Series
(3) I2C interface registers
a : Bus control register (IBCR2)
bit
Address : 000184H
Read/write
Default value
15
14
13
12
11
10
9
8
BER
BEIE
SCC
MSS
ACK
GCAA
INTE
INT
(R/W)
(0)
(R/W)
(0)
(W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
b : Bus status register (IBSR2)
bit
Address : 000185H
Read/write
Default value
7
6
5
4
3
2
1
0
BB
RSC
AL
LRB
TRX
AAS
GCA
ADT
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
c : Ten bit slave address register (ITBAH, ITBAL)
Ten Bit Address high byte
bit
Address : 000186H
Read/write
Default value
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
TA9
TA8
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(R/W)
(0)
(R/W)
(0)
Ten Bit Address low byte
bit
Address : 000187H
Read/write
Default value
7
6
5
4
3
2
1
0
TA7
TA6
TA5
TA4
TA3
TA2
TA1
TA0
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
d : Ten bit slave address mask register (ITMKH, ITMKL)
Ten Bit Address Mask high byte
bit
Address : 000188H
Read/write
Default value
15
14
13
12
11
10
9
8
ENTB
RAL
⎯
⎯
⎯
⎯
TM9
TM8
(R/W)
(0)
(R)
(0)
(⎯)
(1)
(⎯)
(1)
(⎯)
(1)
(⎯)
(1)
(R/W)
(1)
(R/W)
(1)
Ten Bit Address Mask low byte
bit
Address : 000189H
Read/write
Default value
7
6
5
4
3
2
1
0
TM7
TM6
TM5
TM4
TM3
TM2
TM1
TM0
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
e : Seven bit slave address register (ISBA)
bit
Address : 00018BH
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
SA6
SA5
SA4
SA3
SA2
SA1
SA0
(⎯)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(Continued)
163
MB91360G Series
(Continued)
f : Seven bit slave address mask register (ISMK)
bit
Address : 00018AH
Read/write
Default value
15
14
13
12
11
10
9
8
ENSB
SM6
SM5
SM4
SM3
SM2
SM1
SM0
(R/W)
(0)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
15
14
13
12
11
10
9
8
⎯
NSF
EN
CS4
CS3
CS2
CS1
CS0
(⎯)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
(R/W)
(1)
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(⎯)
(0)
(R/W)
(0)
g : Data register (IDARH, IDAR2)
Data register high byte
bit
Address : 00018CH
Read/write
Default value
Data register
bit
Address : 00018DH
Read/write
Default value
h : Clock control register (ICCR2)
bit
Address : 00018EH
Read/write
Default value
i : Clock disable register (IDBL2)
bit
Address : 00018FH
Read/write
Default value
164
MB91360G Series
20. 16-bit I/O Timer
The MB91360G Series contains two 16-bit free-running timer modules, two output compare modules, and two
input capture modules and supports four input channels and four output channels. The following sections only
describes the 16-bit free-running timer, Output Compare 0/1 and Input Capture 0/1.
The remaining modules have the identical functions and the register addresses should be found in the I/O map.
(1) Function overview
a : 16-bit free-running timer
The 16-bit free-run timer consists of a 16-bit up counter, control register, and prescaler. The values output from
this timer counter are used as the base timer for input capture and output compare.
• Four counter clocks are available.
Internal clock : φ/4, φ/16, φ/32, φ/64
• An interrupt can be generated upon a counter overflow or a match with compare register 0.
• The counter value can be initialized to “0000H” upon a reset, software clear, or match with compare register 0.
b : Output compare (2 channels per one module)
The output compare module consists of two 16-bit compare registers, compare output latch, and control register.
When the 16-bit free-running timer value matches the compare register value, the output level is reversed and
an interrupt is issued.
• The two compare registers can be used independently.
Output pins and interrupt flags corresponding to compare registers
• Output pins can be controlled based on pairs of the two compare registers.
Output pins can be reversed by using the two compare registers.
• Initial values for output pins can be set.
• Interrupts can be generated upon a compare match.
c : Input capture (2 channels per one module)
The input capture module consists of two 16-bit capture registers and control registers corresponding to two
independent external input pins. The 16-bit free-running timer value can be stored in the capture register and
an interrupt is issued simultaneously upon detection of an edge of a signal input from an external input pin.
• The detection edge of an external input signal can be specified.
Rising, falling, or both edges
• Two input channels can operate independently.
• An interrupt can be issued upon a valid edge of an external input signal.
165
MB91360G Series
(2) Registers
a : 16-bit free-running timer
15
0
0000C8 H
0000CCH
0000CBH
0000CF H
Timer data register
TCDT0/1
Timer status register
TCCS0/1
b : 16-bit output compare
15
0
0000BCH
0000BE H
0000C0 H
0000C2 H
Compare register
OCCP0/1/2/3
0000B8 H
Control status register
OSC01
c : 16-bit input capture
15
0
0000B0 H
0000B2 H
0000B4 H
0000B6 H
0000ACH
0000AE H
Capture register
IPCP0/1/2/3
IOTDBL0/1
Disable/Control status register
ICS01/23
(3) Block diagram
To each block
Control logic
Interrupt
16-bit free-run timer
16-bit timer
Clear
Bus
Output compare 0
Compare register 0
TQ
OUT0
Compare register 1
TQ
OUT1
Output compare 1
Input caputure 0
Capture register 0
Edge selection
IN0
Capture register 1
Edge selection
IN1
Input caputure 1
166
MB91360G Series
21. Alarm Comparator
This section provides an overview of the Alarm Comparator (Also called Under/Overvoltage Detection) , describes the register structure and functions, and describes the operation of the Alarm Comparator.
(1) Block diagram
Alarm comparator - analog part
Alarm comparator - digital part
AVDD
FR51
OUT1
B0DX
D Q
ALARM
CK
RB [15:0]
STOP
STOP
WRCR
PMWR
RDCR
RSLEEP
RST
CLKP
ACSR
PD
OUT2
RB [15:0]
D Q
DEC
RSLEEP
RST
CLKP
CK
REG
CDBLE
CLKP
CDBLE
IRQ_AC
Interrupt
logic
F-MODULE
IRQ_AC
B-MODULE
UMQA02
(2) Registers
Alarm comparator clock disable register (ACCDBL)
Address
00000180H
Bits
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
CDBLE
R/W
Initial value
- - - - - - - 0B
← Access
Alarm comparator status disable register (ACSR)
Address
00000181H
Bits
7
⎯
6
5
OV_EN UV-EN
R/W
R/W
4
3
2
1
0
OUT2
OUT1
IRQ
IEN
PD
R
R
R/W
R/W
R/W
Initial value
-11xxx00B
← Access
167
MB91360G Series
22. Power Down Reset
This section provides an overview of the Power Down Reset, and describes the register structure.
The power down reset module performs a system reset when VCC goes below a threshold voltage. The reset
signal is be disabled and enabled by setting the power down reset control register (PDRCR) . For low power
applications the digital and the analog part of the power down reset control circuit can be disabled.
(1) Block diagram
input stage
PDCOMP
IN
OUT
EN
PDRSTX
RST
9-bit LFSR
READY
counter
CLR
S
Q
WR
R
RB [1]
(RD bit)
(2) Register
PDRCR
00017DH
access
initial value (INIT)
initial value (RST)
168
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
CDSBLE
PD
EN
⎯
⎯
X
⎯
⎯
X
⎯
⎯
X
⎯
⎯
X
⎯
⎯
X
R/W
0
X
R/W
0
X
R/W
0
X
MB91360G Series
23. Serial I/O Interface (SIO)
This section provides an overview of the Serial I/O Interface (SIO) , and describes the register structure.
(1) Block diagram
This block is a serial I/O interface that allows data transfer using clock synchronization. The interface consists
of a single eight-bit channel. Data can be transferred from the LSB or MSB.
MB91360G series contains two Serial I/O units SIO0 and SIO1. This section only describes SIO0. Please see
the I/O map for the register addresses of SIO1.
The serial I/O interface operates in two modes :
• Internal shift clock mode : Data is transferred in synchronization with the internal clock.
• External shift clock mode : Data is transferred in synchronization with the clock supplied via the external pin
(SCK) . By manipulating the general-purpose port sharing the external pin (SCK) ,
data can also be transferred by a CPU instruc tion in this mode.
Internal data bus
(MSB first) D7 to D0
D7 to D0 (LSB first)
Transfer direction selection
SIN3
Read
Write
SDR (Serial data register)
SOT3
SCK3
Control circuit
Shift clock counter
Internal clock
2
SMD2
1
SMD1
0
SMD0
SIE
SIR
BUSY
STOP
STRT
MODE
BDS
⎯
SCOE
Interrupt
request
Internal data bus
169
MB91360G Series
(2) Registers
Serial mode control status register (SMCS)
Address : 000084H
Address : 000085H
15
14
13
12
11
10
9
8
SMD2
SMD1
SMD0
SIE
SIR
BUSY
STOP
STRT
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
MODE
BDS
⎯
SCOE
SIO edge selection/clock disable register (SES)
Address : 000086H
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
DBL
NEG
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Serial data register (SDR)
Address : 000087H
170
MB91360G Series
24. Sound Generator
This section provides an overview of the Sound Generator, and describes the register structure.
The Sound Generator consists of the Sound Control register, Frequency Data register, Amplitude Data register,
Decrement Grade register, Tone Count register, Sound Disable register, PWM pulse generator, Frequency
counter, Decrement counter and Tone Pulse counter.
(1) Registers
Sound control register (SGCR)
bit
Address : 0000EFH
Read/write
Default value
bit
Address : 0000EEH
Read/write
Default value
7
6
5
4
3
2
1
0
S1
S0
TONE
⎯
⎯
INTE
INT
ST
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
15
14
13
12
11
10
9
8
TST
⎯
⎯
⎯
⎯
⎯
BUSY
DEC
(R/W)
(0)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R)
(0)
(R/W)
(0)
Frequency data register (SGFR)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
15
14
13
12
11
10
9
8
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
bit
Address : 0000F1H
Read/write
Default value
Amplitude data register (SGAR)
bit
Address : 0000F0H
Read/write
Default value
Decrement grade register (SGDR)
bit
Address : 0000F3H
Read/write
Default value
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
15
14
13
12
11
10
9
8
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
Tone count register (SGTR)
bit
Address : 0000F2H
Read/write
Default value
Sound disable register (SGDBL)
bit
Address : 0000EDH
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
171
MB91360G Series
(2) Block diagram
Clock input
Prescaler
S1
S0
8-bit PWM
pulse generator CO
EN
PWM
CI
Frequency
counter
Toggle
flip-flop
CO
EN
Reload
Amplitude data
register
Reload
Tone count
register
1/d
DEC
CI
CO
EN
SGA
Decrement grade
register
Tone pulse
counter
Q
Decrement
Grade register
DEC
Decrement
counter
D
EN
Mix
SGO
TONE
CI
CO
EN
INTE
INT
ST
IRQ
172
MB91360G Series
25. Stepper Motor Controller
This section provides an overview of the Stepper Motor Control Module, and describe the register structure.
The Stepping Motor Controller consists of two PWM Pulse Generators, four motor drivers, Selector Logic and
the Zero Rotor Position Detector. The four motor drivers have high output drive capabilities and they can be
directly connected to the four ends of two motor coils. The combination of the PWM Pulse Generators and
Selector Logic is designed to control the rotation of the motor. A Synchronization mechanism assures the
synchronous operations of the two PWMs. The Zero Rotor Position Detector helps CPU obtain feed back
information of the rotor movements. The following sections describe the Stepping Motor Controller 0 only. The
other controllers have the same functions. The register addresses are found in the I/O map.
Note : The Rotor Zero Position Detection capability is protected by a patent from siemens VDO automatic AG and
may only be used with VDO’s prior approval.
(1) Block diagram
Machine clock
Prescaler
CK
PWM1P0
PWM1 pulse generator
EN
P1
Selector
PWM
PWM1M0
P0
PWM1 compare register
PWM1 selector register
CK
PWM2P0
PWM2 pulse generator
CE
EN
Selector
PWM
PWM2M0
Load
PWM2 compare register
BS
PWM2 select register
Comparator
Debounce logic
8-bit counter
Zero Detect 0
register
+
−
PWM2M0
1/9 AVCC
reference
voltage
Power down
Zero Rotor Position Detector
173
MB91360G Series
(2) Registers
PWM control 0 register (PWC0)
bit
Address : 0000D1H
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
⎯
P1
P0
CE
⎯
⎯
TST
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
Zero detect 0 register (ZPD0)
bit
Address : 0000D0H
Read/write
Default value
15
14
13
12
11
10
9
8
S1
S0
TS
T2
T1
T0
PD
RS
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(1)
(R/W)
(0)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
PWM1 compare 0 register (PWC10)
bit
Address : 0000D9H
Read/write
Default value
PWM2 compare 0 register (PWC20)
bit
Address : 0000D8H
Read/write
Default value
15
14
13
12
11
10
9
8
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
7
6
5
4
3
2
1
0
⎯
⎯
P2
P1
P0
M2
M1
M0
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
PWM1 select register (PWS10)
bit
Address : 0000DBH
Read/write
Default value
PWM2 select register (PWS20)
bit
Address : 0000DAH
Read/write
Default value
15
14
13
12
11
10
9
8
⎯
BS
P2
P1
P0
M2
M1
M0
(⎯)
(⎯)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
PWM clock disable register (SMDBL0)
bit
Address : 0000E8H
Read/write
Default value
174
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
MB91360G Series
26. Real Time Clock
This section provides an overview of the Real Time Clock (also called WatchTimer) , describes the register
structure and functions.The Real Time Clock (Watch Timer) consists of the Timer Control register, Sub-second
register, Second/Minute/Hour registers, 1/2 clock divider, 21bit prescaler and Second/Minute/Hour counters.
The Real Time Clock operates as the real-world timer and provides the real-world time information.
(1) Block diagram
Oscillation
clock
1/2 Clock
Divider
21 bit prescaler
WOT
COEN
Sub second
register
UPDT
ST
Second counter
CI
EN
LOAD
CO
Minute counter
6 bits
6 bits
Hour counter
CO
CO
5 bits
Second/Minute/Hour register
INTE0 INT0
INTE1 INT1
INTE2 INT2
INT3
INT3
IRQ
175
MB91360G Series
(2) Registers
Timer disable register (WTDBL)
bit
Address : 0000F5H
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
DBL
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(0)
Timer control register (WTCR)
bit
Address : 0000F7H
Read/write
Default value
bit
Address : 0000F6H
Read/write
Default value
7
6
5
4
3
2
1
0
TST2
TST1
TST0
⎯
RUN
UPDT
⎯
ST
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(⎯)
(⎯)
(R)
(0)
(R/W)
(0)
(⎯)
(⎯)
(R/W)
(0)
15
14
13
12
11
10
9
8
INTE3
INT3
INTE2
INT2
INTE1
INT1
INTE0
INT0
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
7
6
5
4
3
2
1
0
D7
D6
D5
D4
D3
D2
D1
D0
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
15
14
13
12
11
10
9
8
D15
D14
D13
D12
D11
D10
D9
D8
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
7
6
5
4
3
2
1
0
⎯
⎯
⎯
D20
D19
D18
D17
D16
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
15
14
13
12
11
10
9
8
⎯
⎯
S5
S4
S3
S2
S1
S0
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
Sub-second register (WTBR)
bit
Address : 0000FBH
Read/write
Default value
bit
Address : 0000FAH
Read/write
Default value
bit
Address : 0000F9H
Read/write
Default value
Second register (WTSR)
bit
Address : 0000FEH
Read/write
Default value
(Continued)
176
MB91360G Series
(Continued)
Minute register (WTMR)
bit
Address : 0000FDH
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
⎯
M5
M4
M3
M2
M1
M0
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
15
14
13
12
11
10
9
8
⎯
⎯
⎯
H4
H3
H2
H1
H0
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(⎯)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
(R/W)
(X)
Hour register (WTHR)
bit
Address : 0000FCH
Read/write
Default value
177
MB91360G Series
27. Subclock
The Subclock System provides various power saving modes. The key of the concept is to supply the 32 kHz
clock signal only to the Real Time Clock RTC) Module, while the rest of the MCU is provided with 4 MHz clock
signal in order to achieve lower power supply current in the RTC32K mode.
This behavior can be altered by the configuration input, SELCLK pin to switch the RTC module to operate with
the 4 MHz clock. The following sections describe the operation with SELCLK connected to “0” and SELCLK
connected to “1” respectively.
Note : On MB91F362GB SELCLK should always be connected to “1”, subclock operation is not implemented on
those devices.
(1) Operation of subclock (SELCLK = 0)
The next table summarizes the operation states of the components related to the Subclock System.To simplify
this table SLEEP modes are not listed but the operation is the same as for RUN modes except that the CPU is
stopped.
Operation of Components
Mode
Power Dissipation
CPU &
4 M Osc.
32 K Osc.
RTC
PLL
Peripheral
RUN
High
Run
Run
Run
Run
Stop/Run
RTC4M32K
Medium Low
Run
Run
Run
Stop
Stop
RTC32K
Low
Stop
Run
Run
Stop
Stop
STOP
Lowest
Stop
Stop
Stop
Stop
Stop
The following table summarizes those operation modes and necessary software settings.
Software Setting
Mode
STOP
PLL1EN
PLL2EN
OSCD1
OSCD2
RTC32
RUN
0
0 or 1
1
Don’t Care
Don’t Care
Don’t Care
RTC4M32K
1
Don’t Care
1
0
0
Don’t Care
RTC32K
1
Don’t Care
1
1
0
1
STOP
1
Don’t Care
Don’t Care
1
1
Don’t Care
It is recommended that PLL2EN is set to “1” after the initialization to start the 32 kHz oscillation and this bit
should be kept at “1” during the operation. Otherwise the 32 kHz oscillator does not start. Also bits 9 and 10 of
the CLKR register (address 0046H) should always be set to “0” during operation.
178
MB91360G Series
(2) 4 MHz real time clock configuration (SELCLK = 1)
When the SELCLK pad is connected logic level 1, the 32 kHz oscillation is disabled regardless of the software
setting. In this configuration, the Real Time Clock Module is supplied with the 4 MHz oscillation clock signal.
The following table summaries the modes available in this configuration.
Operation of Components
Mode
Power Dissipation
CPU &
4 M Osc.
32 K Osc.
RTC
Peripheral
PLL
RUN
High
Run
Stop
Run
Run
Stop/Run
RTC4M
Medium Low
Run
Stop
Run
Stop
Stop
STOP
Lowest
Stop
Stop
Stop
Stop
Stop
Mode
Software Setting
STOP
PLL1EN
PLL2EN
OSCD1
OSCD2
RTC32
RUN
0
0 or 1
Don’t Care
Don’t Care
Don’t Care
Don’t Care
RTC4M
1
Don’t Care
Don’t Care
0
Don’t Care
Don’t Care
STOP
1
Don’t Care
Don’t Care
1
Don’t Care
Don’t Care
(3) Use of real time clock module
There is some additional consideration needed to operate the RTC module to achieve the desired functionality.
Because the RTC module is directly connected to the 32 kHz oscillation clock, the oscillation stabilization time
has to be taken care of by the software.This can be achieved by using another timer (e.g the Time Base Timer)
to trigger the software to start the RTC module (Setting of ST bit to “1”) .
It is also important to stop the RTC module before entering the STOP mode. Otherwise, the reactivation from
STOP mode results in unpredictable operation of the RTC module.
After the reactivation, the oscillation stabilization time has to be measured again by the software, then the RTC
module can be restarted.
179
MB91360G Series
28. 32 kHz Clock Calibration Unit
The 32 kHz Clock Calibration Module provides possibilities to calibrate the 32 kHz oscillation clock with respect
to the 4 MHz oscillation clock.
(1) Description
This hardware allows the software to measure time generated by the 32 kHz clock with the 4 MHz clock.
By utilizing this hardware in conjunction with software processing, the accuracy of the 32 kHz clock can come
closer to that of the 4 MHz clock. The measurement result from the 32 kHz Clock Calibration Module can be
processed by the software and the setting required for the Real Time Clock Module can be obtained.
This module consists of two timers, one operating with the 32 kHz clock and the other operating with the 4 MHz
clock. The 32 kHz timer triggers the 4 MHz timer and resulting 4 MHz timer value is stored in a register. The
value stored in this register can be used for the subsequent software processing to calculate the desired Real
Time Clock module’s setting.
(2) Block diagram
UC18CLK
CLK4G = OSC4 | ∼ STRT | (READY & −RUNS) ;
gate
OSC4
STRT
READY
RUNS
OSC32
gate
STRT
gate
CLKP
RSLEEPB
gate
CLKPG
CLK32G
CLKPG2 CUTD
32 kHz UC18TRD
TIMER
counter (16 bit)
STRTS
RSLEEPB
STRT
SLKPG2 = CLKP
| (∼STRT & RSLEEPB) ;
&
anync
RUN RST
STRT
set
/reset
RB
INT
reset
UC18BUS
180
&
set
READYPULSE
CUCR (3 bit)
INT_I
*_RDB
*_WRB
RSTB
UC18I/O
CUTR
UC18TRR
reset
INTEN
set
/reset
RBB
RSLEEPB
RMWB
RB
RSLEEP
RMW
*_RD
*_WR
sync RUNS
32 ≥ 4
4 MHz
TIMER
CUTR (24 bit)
STRT
STRT
INT
RUN
READY
sync
CLKP ≥ 32
async
STRT RST
RST
CLK4G
&
INT_INT
CUTR (24 bit)
CUTD (16 bit)
CUTD
VC18RBI
READY
RUNSS1
RUNSS
sync
4 ≥ CLKP
MB91360G Series
(3) Timing
32 kHz
STRT (CLKP)
STRTS (32 kHz)
RUN (32 kHz)
RUNS (4 MHz)
32 kHz counter (16 bit)
4 MHz counter (24 bit)
CUTD CUTD-1
old CUTR
0
2
1
0
CUTD
new CUTR
READY (32 kHz)
READYPULSE (CLKP)
INT (CLKP)
181
MB91360G Series
(4) Clocks
The module operates with 3 different clocks : The 4 MHz clock OSC4, the 32 kHz clock OSC32 and the R-bus
clock CLKP. Synchronization circuits adapt the different domains.
All 3 clocks are gated. The 32 kHz and the 4 MHz clock are switched off if STRT is 0. CLKPG is gated by RSLEEP
and CLKPG2 by RSLEEP and STRT for the 2 bits, which are set/reset by hardware.
The clock frequencies have to fulfill the following requirements :
1.) Clock ratio
TOSC32 > 2 × TOSC4 + 3 × TCLKP
TOSC4 < 1 / 2 × TOSC32 − 3 / 2 × TCLKP
TCLKP < 1 / 3 × TOSC32 − 2 / 3 × TOSC4
2.) The input frequencies must not exceed the values given in next table.
Maximum operation frequencies
CLKP
Maximum
32 MHz
OSC32
31.25 ns
4 MHz
250 ns
OSC4
13 MHz
76.9 ns
Examples of valid clock ratios which fulfill requirements 1 and 2
OSC32
182
OSC4
CLKP
Maximum operation speed
4 MHz
250 ns
13 MHz
76.9 ns
32 MHz
31.25 ns
Standard TDIR mode
500 kHz
2000 ns
4 MHz
250 ns
4 MHz
250 ns
Normal operation
32 kHz
31.25 us
4 MHz
250 ns
> 2 MHz
500 ns
MB91360G Series
(5) Register description
a : Calibration unit control register (CUCR)
Control register low byte (CUCRL)
bit
Address : 000191H
Read/write
Default value
7
6
5
4
3
2
1
0
⎯
⎯
⎯
STRT
⎯
⎯
INT
INTEN
(R)
(0)
(R)
(0)
(R)
(0)
(R/W)
(0)
(R)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
b : 32 kHz timer data register (CUTD)
32 kHz timer data register high byte (CUTDH)
bit
Address : 000192H
Read/write
Default value
15
14
13
12
11
10
9
8
TDD15
TDD14
TDD13
TDD12
TDD11
TDD10
TDD9
TDD8
(R/W)
(1)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
32 kHz timer data register low byte (CUTDL)
bit
Address : 000193H
Read/write
Default value
7
6
5
4
3
2
1
0
TDD7
TDD6
TDD5
TDD4
TDD3
TDD2
TDD1
TDD0
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
(R/W)
(0)
c : 4 MHz timer data register (CUTR)
4 MHz timer data register1 high byte (CUTR1H)
bit
Address : 000194H
Read/write
Default value
15
14
13
12
11
10
9
8
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
4 MHz timer data register1 low byte (CUTR1L)
bit
Address : 000195H
Read/write
Default value
7
6
5
4
3
2
1
0
TDR23
TDR22
TDR21
TDR20
TD19
TDR18
TDR17
TDR16
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
4 MHz timer data register2 high byte (CUTR2H)
bit
Address : 000196H
Read/write
Default value
15
14
13
12
11
10
9
8
TDR15
TDR14
TDR13
TDR12
TDR11
TDR10
TDR9
TDR8
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
4 MHz timer data register2 low byte (CUTR2L)
bit
Address : 000197H
Read/write
Default value
7
6
5
4
3
2
1
0
TDR7
TDR6
TDR5
TDR4
TD3
TDR2
TDR1
TDR0
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
(R)
(0)
183
MB91360G Series
29. Flash Memory
MB91360G series devices feature 512 Kbyte of embedded flash memory unit derived from the MB29LV400C
and the FLASH Memory interface circuit.
(1) Out line of flash memory
The Flash Memory consists of a flash memory unit derived from the MBM29LV400C and a flash memory interface
circuit.
• 512 Kword × 8 bit/256 Kword × 16 bit/128 Kword × 32 bit
(64 Kbyte×3 + 32 Kbyte + 8 Kbyte×2 + 16 Kbyte) sectors
• Uses automatic program algorithm (Embedded AlgorithmTM*)
• Erase pause/restart function
• Detects completion of writing/erasing using data polling or toggle bit functions
• Detects completion of writing/erasing by RY/BY pin
• Compatible with JEDEC standard commands
• Performs minimum of 10,000 write/erase operations
• Sector erase function (any combination of sectors)
• Sector protect function
• Temporary sector protect cancellation function
• Allows flash memory interface circuit to write to/erase flash memory both under control of external pin by writer
and under control of internal bus by CPU.
* : Embedded Algorithm™ is a registered trademark of Advanced Micro Devices, Inc.
184
MB91360G Series
(2) Block diagrams of flash memory
a : Block diagram of flash memory
Figure shows the block diagram of the flash memory unit, which has almost the same configuration as the
MBM29LV400C.
DQ0 to DQ15
RY/BY
buffer
RY/BY
Erase circuit
I/O buffer
WE
BYTE
RESET
Control
circuit
Write circuit
Chip enable/
output enable
circuit
CE
OE
STB
Y decoder
Data latch
Y gate
STB
Low VCC
detection circuit
Write/erase
pulse timer
address
latch X decoder
cell matrix
A0 to A17
A-1
b : Entire block diagram of flash memory
Figure shows the entire block diagram of the flash memory with the flash memory interface circuit.
Flash memorry
interface circuit
Ext.Bus
I/F
BYTE
BYTE
CE
CE
OE
OE
WE
WE
A0 to A18
User
Logic
bus
4 Mbit flash memory
DQ0 to DQ15
RY/BY
A0 to A17
A-1
DQ0 to DQ15
RY/BY
RESET
External reset signal
RY/BY
write enable signal
185
MB91360G Series
c : Sector configuration
Write, Byte read, Half word read
Flash Memory Mode
Other Modes
7FFFFH
FFFFFH
8 bit × 2
Sector 13
16 KB
7C000H
FC000H
Sector 12
8 KB
7A000H
FA000H
Sector 11
8 KB
78000H
F8000H
Sector 10
32 KB
70000H
F0000H
Sector 9
64 KB
60000H
E0000H
Sector 8
64 KB
50000H
D0000H
Sector 7
64 KB
40000H
C0000H
Sector 6
16 KB
3C000H
BC000H
Sector 5
8 KB
3A000H
BA000H
Sector4
8 KB
38000H
B8000H
Sector 3
32 KB
30000H
B0000H
Sector 2
64 KB
20000H
A0000H
Sector 1
64 KB
10000H
90000H
Sector 0
64 KB
00000H
80000H
Long word read
186
MSB
LSB
Flash Memory
Mode
Other Modes
8 bit × 2
8 bit × 2
7FFFFH
FFFFFH
Sector 13
16 KB
Sector 6
16 KB
78000H
F8000H
Sector 12
8 KB
Sector 5
8 KB
74000H
F4000H
Sector 11
8 KB
Sector 4
8 KB
70000H
F0000H
Sector 10
32 KB
Sector 3
32 KB
60000H
E0000H
Sector 9
64 KB
Sector 2
64 KB
40000H
C0000H
Sector 8
64 KB
Sector 1
64 KB
20000H
A0000H
Sector 7
64 KB
Sector 0
64 KB
00000H
80000H
MB91360G Series
(3) Write/Erase modes
The flash memory can be accessed in two different ways; the flash memory mode allowing write/erase directly
from the external pins, and the other modes allowing write/erase from the CPU via the internal bus. These modes
are selected by the external mode pins.
a : Flash memory mode
The CPU stops when the mode pins are set to 111 while the INITX signal is asserted. The flash memory interface
circuit is directly connected to the external bus interface, allowing direct control by the external pins. This mode
makes the MCU seem like a standard flash memory at the external pins, and write/erase can be performed
using a flash memory programmer.
In the flash memory mode all the operations supported by the flash memory automatic algorithm can be used.
b : Other modes
The flash memory is located in the CS1X area of the CPU memory space and like ordinary mask ROM can be
read-accessed and program-accessed from the CPU through the flash memory interface circuit.
Writing/erasing the flash memory is performed by instructions from the CPU via the flash memory interface
circuit. Therefore, this mode allows rewriting even when the MCU is soldered on the target board.
The sector protect operations can not be performed in these modes.
c : Control signals of flash memory
Next table lists the flash memory control signals in the flash memory mode.
There is almost a one-to-one correspondence between the flash memory control signals and the external pins
of the MBM291V400TA. The VID (12 V) pins required by the sector protect operations are MD0, MD1 and MD2
instead of A9, RESET and OE for the MBM29LV400C.
In the flash memory mode, the width of the external data bus can be 8 or 16 bit.
187
MB91360G Series
■ FLASH MEMORY MODE SIGNAL ASSIGNMENT
• MB91FV360GA/F362GB/F364G/F369GA
Pins used in flash memory mode
MB91FV360GA
MB91F362GB
Pin
No.
Pin Name
Pin
No.
Pin Name
Pin
No.
Pin Name
Pin
No.
Pin Name
A-1
202
A0
9
A0
92
PR0
157
A0
Address A(0)
A0
310
A1
10
A1
93
PR1
158
A1
Address A(1)
A1
201
A2
11
A2
94
PR2
159
A2
Address A(2)
A2
357
A3
12
A3
95
PR3
160
A3
Address A(3)
A3
257
A4
13
A4
96
PR4
136
D15
Address A(4)
A4
144
A5
14
A5
97
PR5
135
D14
Address A(5)
A5
309
A6
15
A6
98
PR6
134
D13
Address A(6)
A6
256
A7
16
A7
99
PR7
133
D12
Address A(7)
A7
200
A8
17
A8
102
LED0
132
D11
Address A(8)
A8
356
A9
18
A9
103
LED1
131
D10
Address A(9)
A9
308
A10
19
A10
104
LED2
130
D9
Address A(10)
A10
92
A11
20
A11
105
LED3
129
D8
Address A(11)
A11
44
A12
21
A12
107
LED4
128
D7
Address A(12)
A12
255
A13
22
A13
108
LED5
127
D6
Address A(13)
A13
143
A14
23
A14
109
LED6
126
D5
Address A(14)
A14
199
A15
24
A15
110
LED7
125
D4
Address A(15)
A15
307
A16
27
A16
113
PO4
124
D3
Address A(16)
A16
91
A17
28
A17
114
PO5
123
D2
Address A(17)
A17
142
A18
29
A18
115
PO6
122
D1
Address A(18)
A18
⎯
⎯
⎯
⎯
⎯
⎯
121
D0
See notes
[A20]
⎯
⎯
⎯
⎯
117
DA0
⎯
⎯
See notes
WE
140
CS4X
32
CS4X
116
PO7
72
INT4
Write enabled
BYTE
196
CS5X
33
CS5X
2
AN1
71
INT3
Byte access
OE
305
RDY
35
RDY
54
TESTX
73
INT5
Output enabled
CE
139
BGRNTX
36
BGRNTX
55
CPUTESTX
69
INT1
Chip enabled
RY/BY
88
BRQ
37
BRQ
56
ATGX
68
INT0
Ready/Busy
(open drain)
A9 (VID)
293
MD0
111
MD0
57
MD0
58
MD0
VDA9
High voltage
RESET
(VID)
31
MD1
112
MD1
58
MD1
59
MD1
VDRS
High voltage
OE (VID)
239
MD2
113
MD2
59
MD2
60
MD2
VDOE
High voltage
RESET
30
INITX
115
INITX
60
INITX
62
INITX
Reset
MBM29LV
400C
MB91F364G
MB91F369GA
Remarks
(Continued)
188
MB91360G Series
(Continued)
MB91FV360GA
MB91F362GB
Pin
No.
Pin Name
Pin
No.
Pin Name
Pin
No.
Pin Name
Pin
No.
Pin Name
DQ0
46
D16
201
D16
44
IN0
139
D16
Data I/O
DQ1
95
D17
202
D17
45
IN1
140
D17
Data I/O
DQ2
1
D18
203
D18
46
IN2
141
D18
Data I/O
DQ3
148
D19
204
D19
47
IN3
142
D19
Data I/O
DQ4
205
D20
205
D20
48
OUT0
143
D20
Data I/O
DQ5
45
D21
206
D21
49
OUT1
144
D21
Data I/O
DQ6
94
D22
207
D22
50
OUT2
145
D22
Data I/O
DQ7
260
D23
208
D23
51
OUT3
146
D23
Data I/O
DQ8
312
D24
1
D24
34
INT0
147
D24
Data I/O
DQ9
204
D25
2
D25
35
INT1
148
D25
Data I/O
DQ10
147
D26
3
D26
36
INT2
149
D26
Data I/O
DQ11
93
D27
4
D27
37
INT3
150
D27
Data I/O
DQ12
259
D28
5
D28
38
INT4
151
D28
Data I/O
DQ13
203
D29
6
D29
39
INT5
152
D29
Data I/O
DQ14
146
D30
7
D30
40
INT6
153
D30
Data I/O
DQ15
258
D31
8
D31
41
INT7
154
D31
Data I/O
[TMODX]
89
CS6X
34
CS6X
118
DA1
70
INT2
Test mode
Pull-up
[ATDIN]
253
DREQ2
⎯
⎯
1
AN0
74
INT6
ATD test
Pull-down
[EQIN]
42
A26
⎯
⎯
90
LTESTX
75
INT7
EQ test
Pull-down
MBM29LV
400C
MB91F364G
MB91F369G
Remarks
Notes : • MB91F362GB : A19 (pin 30) and A20 (pin 32) must be pulled “L” level in Flash Memory Mode.
At reading from Flash memory, D0 to D15 (p183 to pin 197, pin 200) are switched to
the output mode.
See “Pins not used in flash memory mode (MB91F362GB) ”.
• MB91F364G : DA0 (pin 117) must be pulled “H” level in Flash Memory Mode.
• MB91F369GA : Pin 70 must be pulled “H” level in Flash Memory Mode. Also, pin 74 and pin 75 must be
pulled “L” level in Flash Memory Mode.
ALARM (pin 54) must be pulled “L” level.
The other pins should be set to open at Flash Memory Mode.
189
MB91360G Series
Pins not used in flash memory mode (MB91F362GB)
MB91F362GB
Normal function
Flash memory mode
75, 76
DA0, DA1
Output
Open
77
ALARM
Input
Pull-down
81 to 83
TESTX, CPUTESTX,
LTESTX
Input
Pull-up or open (Initial pull-up)
114
HSTX
Input
Pull-up or open (Initial pull-up)
116
MONCLK
Output
Open
117
SELCLK
Input
Pull-up
119, 121
X0, X0A
Input
Pull-down
120, 122
X1, X1A
Output
Open
124
CPO
Output
Open
125
VCI
Input
Pull-down
Input
Pull-up
Other signal
190
Remarks
Pin No.
MB91360G Series
• MB91F365GB/F366GB/F367GB/F368GB/F376G
Pins used in flash memory mode
MBM29LV
400C
MB91F365GB/
MB91F366GB
MB91F367GB/
MB91F368GB
MB91F376G
Remarks
Pin No.
Pin Name
Pin No.
Pin Name
Pin No.
Pin Name
A-1
96
PWM1P0
96
PR0
96
PWM1P0
Address A(0)
A0
97
PWM1M0
97
PR1
97
PWM1M0
Address A(1)
A1
98
PWM2P0
98
PR2
98
PWM2P0
Address A(2)
A2
99
PWM2M0
99
PR3
99
PWM2M0
Address A(3)
A3
101
PWM1P1
101
PR4
101
PWM1P1
Address A(4)
A4
102
PWM1M1
102
PR5
102
PWM1M1
Address A(5)
A5
103
PWM2P1
103
PR6
103
PWM2P1
Address A(6)
A6
104
PWM2M1
104
PR7
104
PWM2M1
Address A(7)
A7
106
PWM1P2
106
PS0
106
PWM1P2
Address A(8)
A8
107
PWM1M2
107
PS1
107
PWM1M2
Address A(9)
A9
108
PWM2P2
108
PS2
108
PWM2P2
Address A(10)
A10
109
PWM2M2
109
PS3
109
PWM2M2
Address A(11)
A11
111
PWM1P3
111
PS4
111
PWM1P3
Address A(12)
A12
112
PWM1M3
112
PS5
112
PWM1M3
Address A(13)
A13
113
PWM2P3
113
PS6
113
PWM2P3
Address A(14)
A14
114
PWM2M3
114
PS7
114
PWM2M3
Address A(15)
A15
91
PG3
91
PG3
91
PG3
Address A(16)
A16
92
PG4
92
PG4
92
PG4
Address A(17)
A17
93
PG5
93
PG5
93
PG5
Address A(18)
A18
⎯
⎯
⎯
⎯
89
PG1
Address A(19)
[A20]
⎯
⎯
⎯
⎯
88
PG0
Pull-up
See note
WE
31
BOOT
31
BOOT
31
BOOT
Write enabled
BYTE
32
TESTX
32
TESTX
32
TESTX
Byte access
OE
51
IN1
51
IN1
51
IN1
Output enabled
CE
50
IN0
50
IN0
50
IN0
Chip enabled
RY/BY
38
MONCLK
38
MONCLK
38
MONCLK
Ready/Busy
(open drain)
A9 (VID)
57
MD0
57
MD0
57
MD0
VDA9 High voltage
RESET (VID)
58
MD1
58
MD1
58
MD1
VDRS High
voltage
OE (VID)
59
MD2
59
MD2
59
MD2
VDOE High
voltage
RESET
60
INITX
60
INITX
60
INITX
Reset
(Continued)
191
MB91360G Series
(Continued)
MBM29LV
400C
MB91F365GB/
MB91F366GB
MB91F367GB/
MB91F368GB
MB91F376G
Remarks
Pin No.
Pin Name
Pin No.
Pin Name
Pin No.
Pin Name
DQ0
117
PJ0
117
PJ0
117
PJ0
Data I/O
DQ1
118
PJ1
118
PJ1
118
PJ1
Data I/O
DQ2
119
PJ2
119
PJ2
119
PJ2
Data I/O
DQ3
120
PJ3
120
PJ3
120
PJ3
Data I/O
DQ4
52
IN2
52
IN2
52
IN2
Data I/O
DQ5
53
IN3
53
IN3
53
IN3
Data I/O
DQ6
54
OUT0
54
OUT0
54
OUT0
Data I/O
DQ7
55
OUT1
55
OUT1
55
OUT1
Data I/O
DQ8
39
INT0
39
INT0
39
INT0
Data I/O
DQ9
40
INT1
40
INT1
40
INT1
Data I/O
DQ10
41
INT2
41
INT2
41
INT2
Data I/O
DQ11
42
INT3
42
INT3
42
INT3
Data I/O
DQ12
43
INT4
43
INT4
43
INT4
Data I/O
DQ13
44
INT5
44
INT5
44
INT5
Data I/O
DQ14
45
INT6
45
INT6
45
INT6
Data I/O
DQ15
46
INT7
46
INT7
46
INT7
Data I/O
[TMODX]
33
CPUTESTX
33
CPUTESTX
33
CPUTESTX
Test mode
Pull-up
[ATDIN]
63
SOT4
63
SOT4
63
SOT4
ATD test
Pull-down
[EQIN]
90
PG2
90
PG2
90
PG2
EQ test
Pull-down
Note : MB91F376G : At using for 768KB Flash macro, A18 is used as the append input pin of Flash macro. Line (A20) which is connected
to pin 88 (PG0) should be set to “H” level.
192
MB91360G Series
Pins not used in flash memory mode (MB91F365GB/F366GB/F367GB/F368GB/F376G)
MB91F365GB/F366GB/F367GB/F368GB/F376G
Remarks
Pin No.
Normal function
Pin state
35
X0
Input
Pull-up
36
X1
Output
Open
66
SIN3
Output
Open
67
SOT3
Output
Open
68
SCK3
Output
Open
27
DA0/X0A
Output/Input
Open/Pull-up
28
DA1/X1A
Output
Open
29
ALARM
Input
Pull-up
Input
Pull-up
Other signal
193
MB91360G Series
(4) Flash control status register (FMCS)
Flash Memory Macros used in devices : Normal Flash Macro used in : MB91F362GB
Fast Flash Macro used in : MB91FV360GA
Address
FV360GA, F362GB : 00007000H
Access
Initial value
value after
Boot ROM
*: It is not allowed to use RDYEG.
194
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
FACCEN
⎯
⎯
RDYEG*
RDY
RDYI
WE
LPM
R/W
1
0
R/W
1
1
R/W
1
1
R
0
0
R
X
X
R/W
0
0
R/W
0
0
R/W
0
0
MB91360G Series
(5) Read/Write access
In the flash memory mode, read/write access to the flash memory must be under control of the external pins.
However, with the CPU access, there are no special timing constraints on read/write access because the flash
memory is controlled by the flash memory interface circuit.
In this section, “write access” does not directly mean “program flash memory”. It implies “activation of the flash
commands”.
a : Read/write access in flash memory mode
Next table gives the setting of pins for read/write access in the Flash Memory mode. There is no special problem
with control of these pins if connected to a flash memory writer. However, in other cases, timing specifications
must be met.
Setting Conditions of Pins for Read/Write Access in Flash Memory Mode
Operations
BGRNTX (CE)
RDY (OE)
CS4X (WE)
A0 to A18
D16 to D31
INIT
Read
L
L
H
Read address
DOUT
H
Write
L
H
L
Write address
DIN
H
Output disable
L
H
H
x
High-Z
H
Standby
H
x
x
x
High-Z
H
Hardware reset
x
x
x
x
High-Z
L
Note : This table uses pin names from F362GB. Check corresponding pin names of other devices.
b : Read access with CPU
Flash Wait Control Register (FMWT)
Address
00007004H
Access
Initial value
value after Boot ROM
Normal Flash Macro
value after Boot ROM
Fast Flash Macro
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
⎯
⎯
FAC1
FAC0
EQINH
WTC2
WTC1
WTC0
⎯
R/W
R/W
R/W
R/W
R/W
R/W
R/W
⎯
0
0
0
0
0
1
1
⎯
0
0
0
0
0
1
1
⎯
0
0
1
0
0
1
1
195
MB91360G Series
Normal flash macro : Recommended settings
Without Applying Clock Modulation
CLKB Unmodulated
Core Clock Frequency
[MHz]
FAC1
FAC0
EQINH
WTC2
WTC1
WTC0
FACC Low
Cycles/Wait
Cycles
FMWT
64
0
1
0
0
1
1
1/3
13H
48
0
1
0
0
1
1
1/3
13H
40
0
1
0
0
1
0
1/2
12H
32
0
0
0
0
1
0
0.5 / 2
02H
24
0
0
0
0
0
1
0.5 / 1
01H
16
0
0
0
0
0
1
0.5 / 1
01H
FACC Low
Cycles/Wait
Cycles
FMWT
When Applying Clock Modulation
CLKB Core Clock
Frequency
[MHz]
Peak Max
Frequency
FAC1
48
64
0
1
0
0
1
1
1/3
13H
32
48
0
1
0
0
1
1
1/3
13H
24
40
0
1
0
0
1
0
1/2
12H
24
32
0
0
0
0
1
0
0.5 / 2
02H
16
24
0
0
0
0
0
1
0.5 / 1
01H
FAC0 EQINH WTC2 WTC1 WTC0
Example for flash memory read access with 1 cycle for the low time of FACC and 3 wait cycles
1 cycle
FACC = "L"
3 wait cycles
core
clock
CLKB
FA
A1
A2
A3
F-bus
wait
FWAITR
FACC
tFP
FD
The minimum value for tFP is 15 ns, for tFACC it is 40 ns.
196
F-bus
address
FACC
for flash
tFACC
D1
F-bus
data
MB91360G Series
Fast flash macro : Recommended settings
Without Applying Clock Modulation
CLKB Unmodulated
Core Clock Frequency
[MHz]
FAC1
FAC0
EQINH
WTC2
WTC1
WTC0
ATDIN High
Cycles/Wait
Cycles
FMWT
64
0
1
0
0
1
1
1/3
13H
48
0
0
0
0
1
0
0.5 / 2
02H
40
0
0
0
0
1
0
0.5 / 2
02H
32
0
0
1
0
0
1
0.5 / 1
09H
24
0
0
0
0
0
1
0.5 / 1
01H
16
0
0
0
0
0
1
0.5 / 1
01H
When Applying Clock Modulation
CLKB Core Clock
Peak Max
Frequency
Frequency
[MHz]
FAC1
FAC0
EQINH
WTC2
WTC1
WTC0
ATDIN High
Cycles/Wait
Cycles
FMWT
48
64
0
1
0
0
1
1
1/3
13H
32
48
0
0
0
0
1
0
0.5 / 2
02H
24
40
0
0
0
0
1
0
0.5 / 2
12H
24
32
0
0
1
0
0
1
0.5 / 1
09H
16
24
0
0
0
0
0
1
0.5 / 1
01H
Example for flash memory read access with 1 cycle for the high time of ATDIN and 3 wait cycles
1 cycle
ATDIN ="H"
3 wait cycles
core
clock
CLKB
FA
A1
F-bus
A3 address
A2
F-bus
wait
FWAITR
ATDIN
EQIN
ATDIN
for flash
tWATD
EQIN
for flash
tWEQ
FD
D1
F-bus
data
tACC
tRC
The minimum value for tWATD is 10 ns, the minimum value for tWEQ is 20 ns.
The minimum value for tRC is 40 ns.
The maximum value for tACC is tWATD + tWEQ + 5 ns.
197
MB91360G Series
c : Write access with CPU
Recommended settings for WTC2 to WTC0 for write access to the flash memory, FACCEN of FMCS should be
set to 1 for writing, so FAC1, FAC0, EQINH bit settings then have no meaning for the write operation
Without Applying Clock Modulation
CLKB Unmodulated
Core Clock Frequency
[MHz]
WTC2
WTC1
64
WTC0
Wait Cycles
FMWT
setting not allowed for writing
48
1
0
0
4
X4H
40
1
0
0
4
X4H
32
0
1
0
2
X2H
24
0
1
0
2
X2H
16
0
0
1
1
X1H
When Applying Clock Modulation
198
CLKB Core Clock
Frequency [MHz]
Peak Max
Frequency
48
64
32
48
1
0
0
4
X4H
24
40
1
0
0
4
X4H
24
32
0
1
0
2
X2H
16
24
0
1
0
2
X2H
WTC2
WTC1
WTC0
Wait Cycles
FMWT
setting not allowed for writing
MB91360G Series
(6) Automatic write/erase
Irrespective of the Flash Memory mode or other modes, writing to/erasing the flash memory unit is performed
by starting the flash memory automatic algorithm.
To start the automatic algorithm, various sequences of write accesses are executed in 1 to 6 cycles. They are
called Flash commands.
a : Flash commands
There are four commands for starting the automatic algorithm of the Flash Memory unit; Read/Reset, Write,
Chip Erase, and Sector Erase. There are also Erase Suspend and Erase Resume commands for the sector
erase operation.
Next tables give the command sequence lists in the flash memory and other modes.
b : Command sequence
Command Sequence List (CPU access)
Write Write Cycle Write Cycle of Write Cycle
Command Cycle of First Bus Second Bus of Third Bus
Sequence
of
Bus Address Data Address Data Address Data
Read/
Reset*
1
**xxxx
Read/
Reset*
4
Write
Write Cycle
of Fifth Bus
Write Cycle
of Sixth Bus
Address
Data
Address
Data
Address
Data
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
**5554 xxAA **aaa8
xx55
**5554
xxF0
RA
RD
⎯
⎯
⎯
⎯
4
**5554 xxAA **aaa8
xx55
**5554
xxA0
PA
(even)
PD
(half
word)
⎯
⎯
⎯
⎯
Chip Erase
6
**5554 xxAA **aaa8
xx55
**5554
xx80 **5554 xxAA **aaa8 xx55 **5554 xx10
Sector
Erase
6
**5554 xxAA **aaa8
xx55
**5554
xx80 **5554 xxAA **aaa8 xx55
xxF0
⎯
Read/ Write
Cycle of
Fourth Bus
SA
(even)
Sector Erase
Suspend
Input of address **xxxx or data (xxB0H) suspends sector erasing.
Sector Erase
Resume
Input of address **xxxx or data (xx30H) suspends and resumes sector erasing.
xx30
Addresses in the table are the values in the CPU memory space. All addresses and data are hexadecimal values,
where x is any value and ** may be 08 to 0F.
* : Two Read/Reset commands reset Flash memory to the read mode.
199
MB91360G Series
Command Sequence List (Flash Memory Mode)
Write
Command Cycle
Sequence
of
Bus
Write Cycle
of First Bus
Write Cycle
Write Cycle of
of Second
Third Bus
Bus
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
Read/ Write
Cycle of
Fourth Bus
Write Cycle Write Cycle
of Fifth Bus of Sixth Bus
Read/
Reset*
1
nxxxx
F0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Read/
Reset*
4
naaaa
AA
n5554
55
naaaa
F0
RA
RD
⎯
⎯
⎯
⎯
Write
4
naaaa
AA
n5554
55
naaaa
A0
PA
(even)
PD
(word)
⎯
⎯
⎯
⎯
Chip Erase
6
naaaa
AA
n5554
55
naaaa
80
naaaa
AA
n5554
55
naaaa
10
Sector
Erase
6
naaaa
AA
n5554
55
naaaa
80
naaaa
AA
n5554
55
SA
(even)
30
Sector Erase
Suspend
Input of address nxxxx or data (B0H) suspends sector erasing.
Sector Erase
Resume
Input of address nxxxx or data (30H) suspends and resumes sector erasing.
Addresses in the table are values for writer addresses. All addresses and data are hexadecimal values, where x
is any value and n may be 0 to 7.
RA : Read address
PA : Write address. Only even addresses can be specified.
SA : Sector address (See next table) . Only even addresses can be specified.
RD : Read data
PD : Write data. Only word data can be specified.
* : Two Read/Reset commands reset Flash memory to the read mode.
200
MB91360G Series
Sector Address for Half Word Mode
Sector
A18
A17
A16
A15
A14
A13
Address range
SA13
1
1
1
1
1
⎯
7C000H to 7FFFFH
SA12
1
1
1
1
0
1
7A000H to 7BFFFH
SA11
1
1
1
1
0
0
78000H to 79FFFH
SA10
1
1
1
0
⎯
⎯
70000H to 77FFFH
SA9
1
1
0
⎯
⎯
⎯
60000H to 6FFFFH
SA8
1
0
1
⎯
⎯
⎯
50000H to 5FFFFH
SA7
1
0
0
⎯
⎯
⎯
40000H to 4FFFFH
SA6
0
1
1
1
1
⎯
3C000H to 3FFFFH
SA5
0
1
1
1
0
1
3A000H to 3BFFFH
SA4
0
1
1
1
0
0
38000H to 39FFFH
SA3
0
1
1
0
⎯
⎯
30000H to 37FFFH
SA2
0
1
0
⎯
⎯
⎯
20000H to 2FFFFH
SA1
0
0
1
⎯
⎯
⎯
10000H to 1FFFFH
SA0
0
0
0
⎯
⎯
⎯
00000H to 0FFFFH
201
MB91360G Series
(7) Connection to flash memory
The Flash Memory mode of the MB91360G series devices is intended mainly for external connection to a flash
memory writer. As indicated in Table Flash Control Signals, there is a slight difference between the external pins
of the MB91360G series devices and the MBM29LV400C (4 Mbit flash memory) . Connection to an
MBM29LV400C writer requires the socket adapter.
Socket adapter
flash writer
A9
MB91F362GB
MB91FV360GA
MB91F369GA
A10
D9
INITX
INITX
RDY
INT5
MD0
MD0
MD1
MD1
MD2
MD2
2.2 kΩ
RESET
2.2 kΩ
OE
2.2 kΩ
2.2 kΩ
2.2 kΩ
2.2 kΩ
202
MB91360G Series
(8) Notes to use of flash memory
Notes on the flash memory in MB91360G series devices are given below.
a : Input of hardware reset (INITX)
To input a hardware reset when the automatic algorithm is not started, where reading is in progress, a minimum
of 500 ns should be taken at a low-level width. In this case, a maximum of 500 ns is required until data can be
read from the flash memory after a hardware reset has been activated.
Similarly, to input a hardware reset when the automatic algorithm is activated, where writing/erasing is in
progress, a minimum of 50 ns should be taken in a low-level width. In this case, 20 µs are required until data
can be read after the executing operation has been terminated to initialize the flash memory.
A hardware reset during writing undefined data being written. A hardware reset during erasing may make the
sector being erased unusable.
b : Canceling software reset, watchdog timer reset, and hardware standby
When writing/erasing the flash memory with the CPU access and if reset conditions occur while the automatic
algorithm is active, the CPU may run away. This occurs because these reset conditions cause the automatic
algorithm to continue without initializing the flash memory unit, possibly preventing the flash memory unit from
entering the read state when the CPU starts the sequence after the reset has been deasserted. These reset
conditions should be inhibited during writing/erasing the Flash Memory.
c : Program access to flash memory
When the automatic algorithm is operating, read access to the flash memory is disabled. With the memory
access mode of the CPU set to the internal ROM mode, writing/erasing should be started after switching the
program area to another area such as RAM.
In this case, when sectors containing interrupt vectors are erased, interrupt processing cannot be executed.
For the same reason, all interrupt sources should be disabled while the automatic algorithm is operating.
d : Hold function
When the CPU accepts a hold request, the Write signal WE of the flash memory unit may be skewed and many
cause erroneous writing/erasing. When the acceptance of a hold request is enabled, ensure that the WE bit of
the FLASH control status register (FMCS) is 0.
e : Applying VID
Applying VID required for the sector protect operation should always be started and terminated when the supply
voltage is on.
203
MB91360G Series
(9) Timing diagrams in flash mode
Each timing diagram for the external pins of the MB91360G series in the Flash Memory mode is shown below.
a : Data read by read access
tRC
A18 to A0
Address stable
tAC
120 ns
30 ns
BGRNTX (CE)
RDY (OE)
tOE
50 ns
120 ns (TOGGLE)
0 ms (Read)
tDF
tOEH
CS4X (WE)
tOH
0
tCE
120 ns
High-Z
High-Z
Output defined
D31 to D16
b : Write data polling read (WE control)
Third bus cycle
A18 to A0
Data Polling
PA
7AAAAH
tWC
tAS
PA
tRC
tAH
BGRNTX (CE)
tGHEL
RDY (OE)
tWP
tWHWH1
CS4X (WE)
tOE
tWPH
tCS
tDF
tDH
A0H
D31 to D16
PD
D23
DOUT
tDS
tOH
VDD (5.0 V)
tCE
PA : Write address
PD : Write data
D23 : Reverse output of write data
DOUT : Output of write data
Note : The last two bus cycle sequences out of the four are described.
204
MB91360G Series
c : Write data polling read (CE control)
Third bus cycle
Data Polling
PA
7AAAAH
A18 to A0
tWC
tAS
PA
tAH
tWH
BGRNTX (CE)
tGHEL
RDY (OE)
tCP
tWHWH1
CS4X (WE)
tCPH
tWS
tDH
A0H
D31 to D16
PD
DOUT
D23
tDS
VDD (5.0 V)
PA : Write address
PD : Write data
D23 : Reverse output of write data
DOUT : Output of write data
Note : The last two bus cycle sequences out of the four are described.
d : Chip erase/sector erase command sequence
tAS
7AAAAH
A18 to A0
tAH
75554H
7AAAAH
7AAAAH
75554H
SA*
BGRNTX (CE)
tGHWL
RDY (OE)
tWP
CS4X (WE)
tWPH
tCS
D31 to D16
tDH
AAH
tDS
55H
80H
AAH
55H
10H/30H
VDD
tVCS
Note : SA is the sector address at sector erasing. 7AAAAH (or 6AAAAH) is the address at chip erasing.
205
MB91360G Series
e : Data polling
tCH
BGRNTX (CE)
tOE
tDF
RDY (OE)
tOEH
CS4X (WE)
tCE
tOH
*
D23
High-Z
D23 =
Valid data
D23
tWHWH1 or tWHWH2
D31 - D16 = Invalid
D31 to D16
D31 - D16 =
Valid data
tEOE
* : DQ7 is valid data (The device terminates automatic operation) .
f : Toggle bit
BGRNTX (CE)
tOEH
RDY (OE)
tOES
CS4X (WE)
*
(D31 to D16)
D22 = Toggle
D22 = Toggle
*
D22 = Stop
toggling
D31 to D16
= Valid
tOE
* : DQ6 stops toggling (The device terminates automatic operation) .
g : RY/BY timing during writing/erasing
BGRNTX (CE)
Rising edge of last write pulse
RDY (OE)
Writing or erasing
CS4X (WE)
tBUSY
206
MB91360G Series
h : INITX and RY/BY timing
BGRNTX (CE)
CS4X (OE)
tRP
BRQ (RY/BY)
tREADY
i : Enable sector protect/verify sector protect
A18 to A13
SAx
SAy
A7, A2, A1
(A7, A2, A1) = (0, 1, 0)
MD0 (A9(VID))
12 V
5V
MD2 (OE(VID))
12 V
5V
tVLHT
tVLHT
CS4X (WE)
tWPP
RDY (OE)
tOESP
D31 to D16
tCSP
01H
tOE
SAx : First sector address
SAy : Next sector address
207
MB91360G Series
j : Temporary sector protect cancellation
MD1
(RESET (VID))
12 V
5V
5V
BGRNTX (CE)
CS4X (WE)
tVLHT
Write/erase command sequence
BRQ (RY/BY)
Sector protect cancellation
208
MB91360G Series
(10) AC characteristics in flash memory mode
The AC specifications for the external pins of the MB91360G series in the Flash Memory mode are shown below.
They apply to the case where the user performs read/write access in the Flash Memory mode. They are not
needed for access in the normal mode and for use of a flash memory writer.
The values are subject to change without prior notice.
a : Read access
AC Characteristics for Read Access
(Under recommended conditions)
Symbol
Test
Conditions
Min
Typ
Max
Read cycle time
tRC
⎯
120
⎯
⎯
ns
Address access time
tACC
CE = VIL
OE = VIL
⎯
⎯
120
ns
CE to data output
tCE
OE = VIL
⎯
⎯
120
ns
OE to data output
tOE
⎯
⎯
⎯
50
ns
CE to output floating
tDF
⎯
⎯
⎯
30
ns
OE to output floating
tDF
⎯
⎯
⎯
30
ns
Previous cycle data output hold time
tOH
⎯
0
⎯
⎯
ns
tReady
⎯
⎯
⎯
20
µs
Parameter
INITX pin to return to read mode
Value
Unit
209
MB91360G Series
b : Write [write/erase command] access (WE control)
AC Characteristics for Write Access (WE Control)
(Under recommended conditions)
Parameter
Symbol
Value
Min
Typ
Max
Write cycle time
tWC
120
⎯
⎯
ns
Address setup time
tAS
0
⎯
⎯
ns
Address hold time
tAH
50
⎯
⎯
ns
Data setup time
tDS
50
⎯
⎯
ns
Data hold time
tDH
0
⎯
⎯
ns
Output enable setup time
tOES
0
⎯
⎯
ns
0
⎯
⎯
ns
10
⎯
⎯
ns
tGHWL
0
⎯
⎯
ns
CE setup time
tCS
0
⎯
⎯
ns
CE hold time
tCH
0
⎯
⎯
ns
Write pulse width
tWP
50
⎯
⎯
ns
Write pulse width High level
tWPH
20
⎯
⎯
ns
Write continuation time
tWHWH1
⎯
8
⎯
µs
Sector erase continuation time*1
tWHWH2
⎯
1
15
s
tVCS
50
⎯
⎯
µs
tVLHL
4
⎯
⎯
µs
tWPP
100
⎯
⎯
µs
tOESP
4
⎯
⎯
µs
tCSP
4
⎯
⎯
µs
tRP
500
⎯
⎯
ns
tBUSY
50
⎯
⎯
ns
Output enable hold time
Read
Toggle and data polling
Read recovery time before write
VCC setup time
Voltage transition time*
2
Write pulse width*2
OE setup time for validating WE*2
CE setup time for validating WE*
2
INIT pulse width
RY/BY delay until write/erase is enabled
tOEH
*1 : The internal preprogramming time before erasing is not included.
*2 : Applies only to sector protection
210
Unit
MB91360G Series
c : Write [write/erase command] access (CE control)
AC Characteristics for Write Access (CE Control)
(Under recommended conditions)
Parameter
Symbol
Value
Min
Typ
Max
Unit
Write cycle time
tWC
120
⎯
⎯
ns
Address setup time
tAS
0
⎯
⎯
ns
Address hold time
tAH
50
⎯
⎯
ns
Data setup time
tDS
50
⎯
⎯
ns
Data hold time
tDH
0
⎯
⎯
ns
Output enable setup time
tOES
0
⎯
⎯
ns
0
⎯
⎯
ns
10
⎯
⎯
ns
tGHWL
0
⎯
⎯
ns
WE setup time
tWS
0
⎯
⎯
ns
WE hold time
tWH
0
⎯
⎯
ns
CE pulse width
tCP
50
⎯
⎯
ns
CE pulse width High level
tCPH
20
⎯
⎯
ns
Write continuation time
tWHWH1
⎯
16
⎯
µs
Sector erase continuation time*
tWHWH2
⎯
1.5
30
s
VCC setup time
tVCS
50
⎯
⎯
µs
INIT pulse width
tRP
500
⎯
⎯
ns
tBUSY
50
⎯
⎯
ns
Output enable hold time
Read
Toggle and data polling
Read recovery time before write
RY/BY delay until write/erase is enabled
tOEH
* : The internal preprogramming time before erasing is not included.
211
MB91360G Series
■ ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Parameter
Symbol
Rating
Unit
Condition
Min
Max
−0.3
+6.0
V
−0.3
+6.0
V
HVDD-HVSS
−0.3
+6.5
V
Storage temperature
Tstg
−55
+125
°C
Power consumption
PTOT
⎯
*3
W
TA = +25°C
Digital input voltage
VIDIG
−0.3*1
+5.8
V
VSS = 0 V, VDD = 5 V
Analog input voltage
VIA
−0.3
+5.8
V
AVSS = 0 V, AVCC = 5 V
Analog supply voltage
AVCC-AVSS
−0.3
+5.8
V
AVSS = 0 V
Analog reference voltage
VREFH/L-VSSA
−0.3
+5.8
V
AVSS = 0 V
II/ODC
−2.0
+2.0
mA
ΣII/ODC < ISRUN, *2
Σ⏐II/ODC⏐
⎯
20
mA
*2
Digital supply voltage
External interface supply
Stepper motor control supply voltage
Static DC current into digital I/O
Static total DC current into digital I/O
VDD-VSS
VDD35-VSS
*4
*1 : Making full use of the allowed static DC correct into digital I/O will lead to lower values for VIDIG Min.
*2 : • Applicable to pins : D0 to D31, A0 to A20, CS0X to CS6X, RDY, BGRNTX, BRQ, RDX, WR0X to WR3X, AS,
ALE, CLK, DREQ0, DACK0, DEOP0, INT0 to INT7, SGO, SGA, SDA, SCL, SOT0, SIN0,
SCK0, OCPA0 to OCPA3, TX0, TX1, RX0, RX1, SOT3, SOT4, SIN3, SIN4,
SCK3, SCK4, LED0 to LED7 (MB91F362GB only) , IN0 to IN3 (MB91F362GB only) ,
OUT0 to OUT3 (MB91F362GB only) , OCPA4 to OCPA7 (MB91F362GB only) ,
SOT1, SOT2 (MB91F362GB only) , SIH1, SIH2 (MB91F362GB only) ,
SCK1, SCK2 (MB91F362GB only) , PWM1P0 to PWM1P3 (MB91F362GB only) ,
PWM1M0 to PWM1M3 (MB91F362GB only) , PWM2P0 to PWM2P3 (MB91F362GB only) ,
PWM2M0 to PWM2M3 (MB91F362GB only)
• Use within recommended operating conditions.
• Use at DC voltage (current) .
• The +B signal should always be applied with a limiting resistance placed between the +B signal and the
microcontroller.
• The value of the limiting resistance should be set so that when the +B signal is applied the input current to
the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
• Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect
other devices.
• Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V) , the power supply is
provided from the pins, so that incomplete operation may result.
• Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting
supply voltage may not be sufficient to operate the power-on reset.
• Care must be taken not to leave the +B input pin open.
• Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input
pins, etc.) cannot accept +B signal input.
(Continued)
212
MB91360G Series
(Continued)
• Sample recommended circuits
•I/O equivalent circuit
Protective diode
VCC
+B input (0 V to 16 V)
P-ch
Limiting
resistance
N-ch
R
*3 : Dependent on each product (see Maximum power consumption)
*4 : The external interface on MB91F362GB and MB91F369GA can be operated with low voltage (typical
3.3 V) at the VDD35 pins.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current,
temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
Maximum power consumption
Device
Maximum Power
Consumption
Device
Maximum Power
Consumption
MB91FV360GA
2.5 W
MB91F365GB
1.3 W
MB91F362GB
2.5 W
MB91F366GB
1.3 W
MB91F364G
1.2 W
MB91F367GB
1.3 W
MB91F376G
1.2 W
MB91F368GB
1.3 W
MB91F369GA
2.5 W
MB91366GA
1.3 W
213
MB91360G Series
Absolute maximum I/O output current
Parameter
Symbol
“L” level maximum output current *1
“L” level average output current *2
“L” level total output current
“L” level total average output current
“H” level maximum output current *1
“H” level average output current *2
*2
Rating
Unit
I/O Circuit Type/
Remark
Min
Max
IOL1
⎯
15
mA
*3
IOL2
⎯
35
mA
J (LED)
IOL3
⎯
40
mA
K, M (SMC)
IOL4
⎯
10
mA
Y, TA (I2C)
IOL5
⎯
20
mA
Q1 (MONCLK)
IOLAV1
⎯
4
mA
*3
IOLAV2
⎯
24
mA
J (LED)
IOLAV3
⎯
30
mA
K, M (SMC)
IOLAV4
⎯
3
mA
Y, TA (I2C)
IOLAV5
⎯
8
mA
Q1 (MONCLK)
ΣIOL1
⎯
100
mA
*3
ΣIOL2
⎯
100
mA
J (LED)
ΣIOL3
⎯
240
mA
K, M (SMC)
ΣIOL4
⎯
⎯
mA
Y, TA (I2C) *4
ΣIOL5
⎯
⎯
mA
Q1 (MONCLK) *4
ΣIOLAV1
⎯
50
mA
*3
ΣIOLAV2
⎯
50
mA
J (LED)
ΣIOLAV3
⎯
155
mA
K, M (SMC)
ΣIOLAV4
⎯
⎯
mA
Y, TA (I2C) *4
ΣIOLAV5
⎯
⎯
mA
Q1 (MONCLK) *4
IOH1
⎯
−15
mA
*3
IOH2
⎯
−25
mA
J (LED)
IOH3
⎯
−40
mA
K, M (SMC)
IOH4
⎯
−10
mA
Y, TA (2C) *4
IOH5
⎯
−20
mA
Q1 (MONCLK) *4
IOHAV1
⎯
−4
mA
*3
IOHAV2
⎯
−14
mA
J (LED)
IOHAV3
⎯
−30
mA
K, M (SMC)
IOHAV4
⎯
−3
mA
Y, TA (I2C)
IOHAV5
⎯
−8
mA
Q1 (MONCLK)
(Continued)
214
MB91360G Series
(Continued)
Parameter
I/O Circuit Type/
Remark
−100
mA
*3
⎯
−50
mA
J (LED)
ΣIOH3
⎯
−240
mA
K, M (SMC)
ΣIOH4
⎯
⎯
mA
Y, TA (I2C) *4
ΣIOH5
⎯
⎯
mA
Q1 (MONCLK) *4
ΣIOHAV1
⎯
−50
mA
*3
ΣIOHAV2
⎯
−25
mA
J (LED)
ΣIOHAV3
⎯
−155
mA
K, M (SMC)
ΣIOHAV4
⎯
⎯
mA
Y, TA (I2C) *4
ΣIOHAV5
⎯
⎯
mA
Q1 (MONCLK) *4
“H” level total output current
“H” level total average output current
*2
Rating
Unit
Symbol
Min
Max
ΣIOH1
⎯
ΣIOH2
*1 : Maximum output current means peak current.
*2 : Average output current = operating current x operating efficiency
*3 : All I/O circuit types not specially mentioned.
*4 : No total current values because there are only 2 pins for I2C and one for MONCLK.
For an overview of the I/O circuit types, see “■I/O CIRCUIT TYPE”.
215
MB91360G Series
2. Recommended Operating Conditions
Parameter
Operating temperature
Digital supply
Stepper motor
Supply voltage control supply
(Internal voltage
Analog supply
regulator)
External
interface supply
RAM data retention voltage
Symbol
Value
Unit
Condition
Min
Typ
Max
−40
⎯
+85
−40
⎯
+105
VDD - VSS
4.25*1
5
5.25
V
VDDCORE = 3.3 V
HVDD - HVSS
4.75
5
5.25
V
HVSS = 0 V
VDDA - VSSA
4.9
5
5.1
V
VSSA = 0 V
3.0
3.5
3.6
4.25
5
5.25
V
*3
3.0
⎯
⎯
TA
VDD35 - VSS
VDD - VSS
°C
Other than
MB91F364G
MB91F364G, *2
V
*1 : This is only valid if the integrated power-down reset circuit is switched-off, else a reset can be triggered at
voltages less or equal than 4.5 V.
The minimum voltage is 4.75 V during operation at 64 MHz.
*2 : The external interface on MB91F362GB and MB91F369GA can be operated with low voltage (typical
3.3 V) at the VDD35 pins.
*3 : MB91F364G can be used at TA = + 85 °C to + 105 °C under the following conditions.
- The maximum frequency of core clock (fCLKS) must not exceed 48 MHz.
- The total current consumption inclusive pads must not exceed 125 mA
(The core current needs approx. 90 mA at 48 MHz) .
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the
semiconductor device. All of the device’s electrical characteristics are warranted when the device is
operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation
outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on
the data sheet. Users considering application outside the listed conditions are advised to contact their
FUJITSU representatives beforehand.
216
MB91360G Series
3. DC Characteristics
Min
Typ
Max
Isrun
⎯
⎯
*1
mA TA = +25 °C
MB91F
364G
Issleep
⎯
50
40
80
60
mA 64 MHz, TA = +25 °C, *4
mA 48 MHz, TA = +25 °C, *5
MB91F
376G
Issleep
⎯
60
50
120 *6
100 *6
mA 64 MHz, TA = +25 °C, *4
mA 48 MHz, TA = +25 °C, *5
MB91FV
360GA
Issleep
⎯
200
165
250
200
mA 64 MHz, TA = +25 °C, *4
mA 48 MHz, TA = +25 °C, *5
all other
devices
Issleep
⎯
145
110
170
140
mA 64 MHz, TA = +25 °C, *4
mA 48 MHz, TA = +25 °C, *5
Run mode
Sleep
mode
Current
consumption
Condition
RTC mode
IsRTC
⎯
0.5
⎯
1.25
500
Stop mode
Isstop
⎯
10
200
Oscillation stop
µA TA = +25 °C
At Software Standby
VOHH
HVDD − 500
⎯
HVDD − 125 mV Iol = ±30 mA, TC = +25 °C
VOHL
HVSS + 125
⎯
HVSS + 500 mV Iol = ±30 mA, TC = +25 °C
VOHH
HVDD − 500
⎯
HVDD − 125 mV Iol = ±27 mA, TC = +85 °C
VOHL
HVSS + 125
⎯
HVSS + 500 mV Iol = ±27 mA, TC = +85 °C
VOHH
HVDD − 500
⎯
HVDD − 125 mV Iol = ±30 mA, TC = −40 °C
VOHL
HVSS + 125
⎯
HVSS + 500 mV Iol = ±30 mA, TC = −40 °C
VTHcomp
HVDD / 9
− 70
HVDD / 9
HVDD / 9
+ 70
mV
⎯
⎯
40
⎯
ns
Cload = 0 pF
/ VDDA + 5%
V
(external 4 : 1 divider)
/ VDDA + 5%
V
Stepper
motor
control
SMC comparator
threshold voltage
Slew rate
Power
down
Reset
Unit
Main clock frequency =
4 MHz
mA TA = +25 °C
µA Subclock frequency =
32 kHz
TA = +25 °C
H-port output voltage
Alarm
comparator
Value
Symbol
Parameter
OverThreshold voltage
voltage
Undervoltage
Switching hysteresis
/ VDDA − 5%
4 5
4 5
/5 VDDA − 5%
2
2 5
VTAH
4 5
VTAL
2
/ VDDA
/5 VDDA
VTAHYS
12.5
25
50
mV
Alarm sense time
tAS
⎯
⎯
10
µs
Input resistance
Rin
5
⎯
⎯
MΩ at VTAH, VTAL
VTPOR
3.5
4.0
4.5
V
Switching hysteresis VTPORHYS
20
50
80
mV
Reset sense time
⎯
⎯
10
µs
Threshold voltage
tRS
(Continued)
217
MB91360G Series
Parameter
Symbol
Unit
Condition
Min
Typ
Max
VDD − 0.5
⎯
VDD
V
Iload = −4 mA
VDD35 − 0.8
⎯
VDD35
V
Iload = −4 mA, *3
VDD35 − 0.5
⎯
VDD35
V
Iload = −2.5 mA
VOL
VSS
⎯
VSS + 0.4
V
Iload = 4 mA
VOL35
VSS
⎯
VSS + 0.7
VSS + 0.4
V
Iload = 4 mA, *3
Iload = 2.5 mA
VIH
0.65 × VDD
⎯
VDD
V
VIH35
0.65 × VDD35
⎯
VDD35
V
VIL
VSS
⎯
0.25 × VDD
V
VIL35
VSS
⎯
0.25 × VDD35
V
High voltage
range
VIH
0.8 × VDD
⎯
VDD
V
Low voltage
range
VIL
VSS
⎯
0.2 × VDD
V
VIH
0.8 × VDD
⎯
VDD
V
VIH35
0.8 × VDD35
⎯
VDD35
V
VDD35 < 4.25 V, *3
VIL
VSS
⎯
0.5 × VDD
V
VDDmin = 4.25 V
VIL35
VSS
⎯
0.4 × VDD35
V
VDD35 < 4.25 V, *3
⎯
⎯
0.5
⎯
V
VIH
0.65 × VDD
⎯
VDD
V
VIL
VSS
⎯
0.25 × VDD
V
High voltage
range
VIH
0.65 × VDD
⎯
VDD
V
Low voltage
range
VIL
VSS
⎯
0.25 × VDD
V
CMOS 3 V Input
(Type : P, W) capacitance
CIN
⎯
⎯
16
pF
IIL
−1
⎯
+1
µA TA = +25 °C
Rup1
Rup2
⎯
50
10
⎯
kΩ Types : E, U
kΩ Type : S
VOH
Output “H” voltage
Digital
outputs
Output “L” voltage
High voltage
CMOS
range
(Type : Q, S,
Low voltage
Y, T)
range
CMOS
SchmittTrigger
(Types : E,
F, U)
Digital
Inputs*2
Value
CMOS
Automotive
level
SchmittTrigger
(Types : A,
B, K1, M1, J)
High voltage
range
Low voltage
range
hysteresis
voltage
High voltage
CMOS 3/5 V range
(Type : L, N,
Low voltage
O)
range
Input leakage
current
Pull up
resistor
VOH35
VDD35 < 4.25 V, *3
VDD35 < 4.25 V, *3
(Continued)
218
MB91360G Series
(Continued)
Parameter
Symbol
Value
Min
Typ
Max
Unit
Condition
Reference voltage input
VREFH
VREFL
VREFL + 3
VSSA
⎯
VDDA
VREFH − 3
V
V
Input voltage range
Vimax
Vimin
VREFL
⎯
⎯
VREFH
⎯
V
V
Input resistance
RI
⎯
⎯
3.6
kΩ
Input capacitance
CI
⎯
⎯
30
pF
Input leakage current
IIL
−1
⎯
+1
µA
Impedance of external
output driving the ADC
input
⎯
⎯
⎯
4.0
kΩ
Output voltage
Vout
VSSA
⎯
VDDA
V
Output impedance
Rout
2.0
2.9
4.0
kΩ
Output capacitance
Cout
⎯
⎯
20
pF
VoutHIGH
VoutLOW
VDD − 0.5
VSS
⎯
VDD
VSS + 0.4
V
V
Iout
4
⎯
⎯
mA
Output voltage
VoutHIGH
VoutLOW
VDD − 0.5
VSS
⎯
VDD
VSS + 0.4
V
V
Output current
Iout
4
⎯
⎯
mA
VoutHIGH
VoutLOW
VDD − 0.8
⎯
⎯
⎯
VSS + 0.8
V
V
IoutHIGH = 12 mA
IoutLOW = 24 mA
Output voltage
VoutHIGH
VoutLOW
⎯
VSS
⎯
VDD
VSS + 0.4
V
V
IoutLOW = 3 mA
Output current
Iout
3
⎯
⎯
mA IoutLOW = 3 mA
Lock-up time PLL1
(4 MHz →16 MHz to 64 MHz)
⎯
⎯
0.1
1
ms
ESD Protection
(Human body model MIL883-B
compliant)
Vsurge
2
⎯
⎯
kV
ADC
inputs
DAC
analog
outputs
Output voltage
Sound
generator
Output current
PPG
LED
I2C Bus
Interface
(Open
Drain
Output)
Output voltage
at sampling time of
1.6 µs
external voltage
follower required
Rdischarge = 1.5 kΩ
Cdischarge = 100 pF
*1 : See “4. Run Mode Current/Power Consumption”.
*2 : Valid for bidirectional tristate I/O PAD cell.
*3 : The external interface on MB91F362GB and MB91F369GA can be operated with low voltage (typical
3.3 V) at the VDD35 pins. The parameters are tested at VDD35 = (4.25 V to 5.5 V) . The parameters at lower
voltage are guaranteed by design.
*4 : Sleep mode current consumption given for CLKB : CLKP : CLKT = 64 : 32 : 4 MHz, VDD = 5.25 V.
*5 : Sleep mode current consumption given for CLKB : CLKP : CLKT = 48 : 24 : 4 MHz, VDD = 5.25 V.
*6 : The current consumption values of MB91F376G are currently under evaluation.
219
MB91360G Series
4. Run Mode Current/Power Consumption
The power dissipation during normal operation is determined by the total power dissipation of the internal logic
PC, the dissipation from analog modules PA and the power dissipation PIO of the I/O buffers. Among the I/O buffers
the dissipation caused by the stepper motor drivers PSMC should be taken into special consideration.
So the overall power consumption PD will be calculated as a sum of Pc + PA + PSMC + PIO .
(1) Logic power consumption
The following formula can be used to calculate the maximum core current consumption when the PLL is used
depending on the frequency settings for the internal clocks :
ICC = B × CLKB [MHz] + P × CLKP [MHz] + T × CLKT [MHz] + 35.5 [mA]
The factors B, P, and T depend of the device, see table “Current consumption factors”.
If clock modulation is used the following value must be added to this result : 0.24 [mA/MHz] × CLKB [MHz].
This results in the following values (higher clock settings are not allowed) :
Current Consumption Factors
B
[mA/MHz]
T
[mA/MHz]
P
[mA/MHz]
MB91FV360GA
MB91F362GB
3.45
2.52
0.72
MB91F364G
1.25
1.70
0.40
MB91F365GB
MB91F366GB
MB91F367GB
MB91F368GB
2.30
2.70
0.50
MB91366GA
2.30
2.70
0.50
MB91F376G
1.25
1.70
0.40
MB91F369GA
2.30
2.70
0.50
Product
220
Remarks
MB91360G Series
Clock frequencies [MHz]
CLKB
CLKP
CLKT
Logic Current
Consumption at
5.25 V [mA]
Logic Power
Consumption
PC at 5.25 V [W]
Remarks
64
16
16
308
1.62
no clock modulation possible
48
24
24
290
1.52
48
16
16
264
1.39
32
32
32
257
1.35
32
16
16
205
1.08
24
24
24
202
1.06
24
12
12
163
0.86
16
16
16
146
0.77
2
2
2
40
0.21
no PLL, no clock modulation
0.125
0.125
0.125
30
0.16
no PLL, no clock modulation
In addition to this power consumption of the MCU core logic the following contributions to the overall power consumption have to be considered :
• Analog power consumption
• I/O and SMC power consumption
See the following sections.
(2) Analog power consumption
Maximum Current
Consumption
Remarks
1 mA / channel
current at AVCC
3 mA
7 mA
current at AVCC
1.6 mA
2.6 mA
current at AVRH
Power down reset
0.26 mA
0.5 mA
current at VDD
Alarm Comparator
0.31 mA
0.5 mA
current at AVCC
Module
Typical Current
Consumption
DAC
ADC
Zero point detection
0.13 mA
0.25 mA
current at AVCC
To calculate the analog power consumption PA, the current contributions of the active modules have to be multiplied by the maximum analog supply voltage of 5.1 V-or by the maximum digital supply voltage as in case of the
Power down reset.
221
MB91360G Series
(3) I/O and SMC Power Consumption
SMC drivers :
The average current consumption per SMC channel is 38.2 mA, for four channels this results in 152.8 mA.
At 2 × 0.5 V this results in 153 mW power consumption PSMC for four channels of stepper motor drivers.
Other I/O Buffers :
The power dissipation (PIO) (at 5.25 V) of the I/O buffers is represented as the sum of the dynamic power
dissipation (PAC5V, PAC3V) and the static power consumption (PDC) .
PIO = PAC5V × 1.1 + PAC3V × 1.2 + PDC
The following table lists values for PAC5V and PAC3V :
Dynamic Power Dissipation Dynamic Power Dissipation
Buffer Type
PAC5V
PAC3V
PIB/POB at 5V
PIB/POB at 3.3V
Normal Input
Bidirectional Input
4 mA Bidirectional Output
4 mA Output
8 mA Bidirectional Output
8 mA Output
12.4
12.4
194 + 25 CL
85.5 + 11 CL
353 + 25 CL
154 + 11 CL
Unit
µW/MHz
(pF in CL)
PAC = PIB × In × f × operating rate + POB × On × f × operating rate
PIB :
POB :
In :
On :
f:
Operating rate :
Power Consumption of Input Buffers and Bidirectional Inputs
Power Consumption of Output Buffers and Bidirectional Outputs
Total number of input buffers and bidirectional buffer inputs
Total number of output buffers and bidirectional buffer outputs
System frequency
1.0 if all buffers are switched simultaneously at system frequency
PDC is the caused by off chip loads which are drawing static currents.
PDC = VO × IO × DCN
VO :
Output voltage drop - usually 0.4 V
IO :
Output current - usually 4 mA
DCN :
Number of output buffers and bidirectional buffers driving off chip loads causing static currents.
222
MB91360G Series
5. Clock Settings
Max frequency
setting
Clock domain
Clock name
Core
CLKB
Resource bus
CLKP
32 MHz
Ext. Bus
CLKT
32 MHz
Clock for CAN
CANCLK
32 MHz
64 MHz
Remark
under normal operating conditions
32 MHz
223
MB91360G Series
6. Converter Characteristics
• A/D Converter
Parameter
Value
Symbol
Min
Typ
Max
Unit
Resolution
⎯
⎯
⎯
10
Bit
Total error
⎯
⎯
⎯
±5.0
LSB
Non-linearity error
⎯
⎯
⎯
±2.5
LSB
Differential Non-linearity error
⎯
⎯
⎯
±1.9
LSB
Zero Reading voltage
V0T
AVRL − 3.5
AVRL + 0.5
AVRL + 4.5
LSB
Full scale reading voltage
VFST
AVRH − 5.5
AVRH − 1.5
AVRH + 2.5
LSB
Input current
IA
⎯
3.0
7.0
mA
Reference voltage current
IR
⎯
1.6
2.6
mA
Conversion time
⎯
178 cycles
CLKP
⎯
1 ms
Ripple of supply voltage
⎯
⎯
⎯
±5.0
Remark
overall error
mV
• D/A Converter
Parameter
224
Symbol
Value
Min
Typ
Max
Unit
Resolution
⎯
⎯
⎯
10
Bit
Differential linearity error
⎯
−0.9
⎯
+0.9
LSB
Conversion time
⎯
⎯
3
⎯
µs
Remark
100pF external load
MB91360G Series
7. A/D Converter Glossary
• Resolution
The smallest change in analog voltage detected by A/D converter.
• Linearity error
A deviation of actual conversion characteristic from a line connecting the zero-traction point (between “00 0000
0000” ↔ “00 0000 0001”) to the full-scale transition point (between “11 1111 1110” ↔ “11 1111 1111”) .
• Differential linearity error
A deviation of a step voltage for changing the LSB of output code from ideal input voltage.
• Total error
A difference between actual value and theoretical value. The overall error includes zero-transition error, fullscale transition error and linearity error.
Total error
3FFH
1.5 LSB'
3FEH
Actual conversion
characteristic
3FDH
Digital output
{1 LSB' × (N − 1) + 0.5 LSB'}
004H
VNT
(measured value)
003H
Actual conversion
002H
Ideal characteristic
001H
0.5 LSB'
AVRL
AVRH
Analog input
VNT − {1 LSB’ × (N − 1) + 0.5 LSB’}
[LSB]
1 LSB’
VOT’ (Ideal value) = AVRL + 0.5 LSB’ [V]
Total error of digital output N
=
VFST’ (Ideal value) = AVRH − 1.5 LSB’ [V]
VNT : A voltage for causing transition of digital output from (N − 1) to N
(Continued)
225
MB91360G Series
(Continued)
Linearity error
3FFH
Differential linearity error
Ideal characteristic
Actual conversion characteristic
N+1
3FEH
{1 LSB × (N − 1) + VOT}
Actual conversion
characteristic
VFST
(measured value)
004H
VNT
(measured value)
003H
Actual conversion
characteristic
Digital output
Digital output
3FDH
N
N−1
V(N + 1)T
(measured value)
002H
VNT
(measured value)
Ideal characteristic
N−2
001H
Actual conversion
characteristic
VOT (measured value)
AVRL
AVRH
AVRL
Analog input
=
Linearity error of digital output N
Differential linearity error of digital output N =
1 LSB =
VFST − VOT
1022
1 LSB’ (ideal value) =
VNT − {1 LSB × (N − 1) + VOT}
1 LSB
V (N + 1) T − VNT
1 LSB′
Analog input
[LSB]
−1 [LSB]
[V]
AVRH − AVRL
1024
[V]
VOT : A voltage for causing transition of digital output from (000) H to (001) H
VFST : A voltage for causing transition of digital output from (3FE) H to (3FF) H
VNT : A voltage for causing transition of digital output from (N − 1) H to NH
226
AVRH
MB91360G Series
8. Notes on Using A/D Converter
• About the external impedance of analog input and its sampling time
• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling
time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting
A/D conversion precision.
• Analog input circuit model
R
Analog input
Comparator
↑
During sampling : ON
C
R
3.6 kΩ (Max)
3.6 kΩ (Max)
Mask products*1
Flash products*2
C
30.0 pF (Max)
24.0 pF (Max)
*1 : MB91366GA
*2 : MB91FV360GA/F362GB/F364G/F369GA/F365GB/F366GB/F367GB/F368GB/F376G
Note : The values are reference values.
• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance
and minimum sampling time and either adjust the resistor value and operating frequency or decrease the
external impedance so that the sampling time is longer than the minimum value.
• The relationship between the external impedance and minimum sampling time
[External impedance = 0 kΩ to 100 kΩ]
Mask products
Flash products
100
20
90
18
External impedance (kΩ)
External impedance (kΩ)
Flash products
[External impedance = 0 kΩ to 20 kΩ]
80
70
60
50
40
30
20
10
0
0
5
10
15
20
25
Minimum sampling time (µs)
30
35
Mask products
16
14
12
10
8
6
4
2
0
0
1
2
3
4
5
6
7
8
Minimum sampling time (µs)
• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.
• About errors
As |AVRH − AVSS| becomes smaller, values of relative errors grow larger.
227
MB91360G Series
9. Time for Power Supply
Parameter
Symbol
Value
Min
Typ
Max
Unit
Power supply raising slope
∆V/∆t
⎯
⎯
0.05
V/µs
Power supply raising slope
tR
80
⎯
⎯
µs
4.2 V
VDD
∆V
0.2 V
∆t
10. Flash Memory
• Erase and programming performance
Parameter
Value
Condition
Sector erase time
Chip erase time
TA = + 25 °C,
VDD = 5.0 V
Half word (16-bit)
programming time
Unit
Remarks
15*
s
Excludes 00H programming
prior erasure
14
⎯
s
Excludes 00H programming
prior erasure
⎯
16
3,600*
µs
Excludes system-level
overhead
Min
Typ
Max
⎯
1
⎯
Erase/Program cycle
⎯
10,000
⎯
⎯
cycle
Data retention time
⎯
100,000
⎯
⎯
h
* : TA = + 85 °C, VDD = 5.0 V
11. AC Characteristics
• Measurement conditions
Parameter
Symbol
Value
Unit
“H” level input voltage
VIH
“L” level input voltage
VIL
“H” level output voltage
VOH
0.5 × VDD
V
“L” level output voltage
VOL
0.5 × VDD
V
“H” level input voltage
VIH
3.0
V
“L” level input voltage
VIL
0
V
“H” level output voltage
VOH
0.5 × VDD
V
“L” level output voltage
VOL
0.5 × VDD
V
according to I/O spec
Load conditions
Output pin
C = 50 pF
228
Conditions
V
V
VDD = 4.25 to 5.25 V,
TA = −40 to +85 °C
VDD = 3.0 to 3.6 V,
TA = −40 to +85 °C
MB91360G Series
• External bus clock
(VDD = 4.25 V to 5.25 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
CLK cycle
tCYC
CLK rise → CLK fall
CLK fall → CLK rise
Value
Unit
Min
Max
CLK
tCPT
⎯
ns
tCHCL
CLK
tCYC / 2 − 10
tCYC / 2 + 10
ns
tCLCH
CLK
tCYC / 2 − 10
tCYC / 2 + 10
ns
Note : This is only valid for operation without clock modulator
tCYC
tCHCL
tCLCH
VOH
CLK
VOH
VOL
The values for tCHCL and tCLCH are heavily dependent on the load connected to the CLK pin. The following diagrams
show this dependency for the worst case situation. The first diagram shows the situation for even division ratios
between CLKB and CLKT, the second diagram shows this for odd division ratios between CLKB and CLKT
(ASYMCLKT bit is not set) .
It has to note that when the combination of CLK frequency and load at CLK pin is such that rise or fall times are
longer than tCYC / 2 the duty ratio can get worse.
229
MB91360G Series
Deviation of tCHCL from tCYC / 2 versus load (Even CLKB/CLKT division ratios) :
deviation of tCHCL from tCYC / 2 versus load
14,0
12,0
Deviation (ns)
10,0
8,0
5V
6,0
3.3 V
4,0
2,0
0,0
0
20
40
60
80
100
120
Load (pF)
Deviation of tCHCL from tCYC / 2 versus load (Odd CLKB/CLKT division ratios) :
deviation of tCHCL from tCYC / 2 versus load
14,0
Deviation (ns)
12,0
10,0
8,0
5V
6,0
3.3 V
4,0
2,0
0,0
0
20
40
60
Load (pF)
230
80
100
120
MB91360G Series
• External bus interface
Parameter
(VDD = 4.25 V to 5.25 V, TA = −40 °C to +85 °C)
Symbol
Pin name
CS6X to CS0X delay time
tCHCSL
CS6X to CS0X delay time
tCHCSH
CLK,
CS6X to CS0X
Address delay time
tCHAV
Data delay time
tCHDV
RDX delay time
tCLRL
RDX delay time
tCLRH
WR3X to WR0X delay time
tCLWL
WR3X to WR0X delay time
tCLWH
Effective address ⇒
Effect data input time
tAVDV
RDX (↓) →
Effect data input time
tRLDV
Data set up →
RDX (↑) time
tDSRH
RDX (↑) → Data hold time
tRHDX
AS delay time
tCHASL
AS delay time
tCHASH
Value
Unit
Min
Max
⎯
15
ns
⎯
15
ns
CLK,
A20 to A0
⎯
20
ns
CLK,
D31 to D0
⎯
16
ns
CLK,
RDX
⎯
15
ns
⎯
15
ns
CLK,
WR3X to WR0X
⎯
15
ns
⎯
15
ns
A20 to A0,
D31 to D0
⎯
3 / 2 × tCYC − 30
ns
⎯
tCYC − 20 *1
tCYC − 25 *2
ns
25 *1
30 *2
⎯
ns
0
⎯
ns
CLK → AS
⎯
15
ns
CLK → AS
⎯
15
ns
RDX,
D31 to D0
*1 : Values valid for 4.25 V ≤ VDD ≤ 5.25 V
*2 : Values valid for 3.00 V ≤ VDD ≤ 4.25 V
231
MB91360G Series
tCYC
CLK
VOH
VOH
VOL
tCHASH
tCHASL
AS
VOH
VOL
VOH
VOL
tCHCSH
tCHCSL
CS0X to CS6X
VOH
VOL
tCHAV
VOH
VOL
A23 to A00
tCLRL
tCLRH
RDX
VOH
VOL
tRLDV
tRHDX
tDSRH
tAVDV
VOH
VOL
D31 to D00
tCLWL
WR3X to WR0X
VOL
tCHDV
D31 to D00
232
VOH
VOL
VOH
VOL
tCLWH
VOH
MB91360G Series
• RDY
(VDD = 4.25 V to 5.25 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
RDY setup
tRDYS
RDY hold
tRDYH
Value
Unit
Min
Max
CLK,
RDY
16 *1
25 *2
⎯
ns
CLK,
RDY
0
⎯
ns
*1 : Values valid for 4.25 V ≤ VDD ≤ 5.25 V
*2 : Values valid for 3.00 V ≤ VDD ≤ 4.25 V
tCYC
CLK
VOH
VOL
VOH
tRDYS tRDYH
RDY
case 1
RDY
case 2
VIL
VIH
VOL
tRDYS tRDYH
VIH
VIL
233
MB91360G Series
• BGRNTX
(VDD = 4.25 V to 5.25 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
BGRNTX
tCHBGL
BGRNTX
tCHBGH
CLK,
BGRNTX
Bus access enabled
BGRNTX falling
tXHAL
Bus access disabled
BGRNTX rising
tHAHV
Value
Max
⎯
10
ns
⎯
10
ns
tcyc − 15
tcyc + 15
ns
tcyc − 15
tcyc + 15
ns
BGRNTX
tCYC
CLK
VOH
VOH
VOH
BRQ
tCHBGH
tCHBGL
VOH
BGRNTX
tXHAL
Other
Ports
234
Unit
Min
tHAHV
High-Z
MB91360G Series
• DMA
(VDD = 4.25 V to 5.25 V, TA = −40 °C to +85 °C)
Parameter
Symbol
Pin name
DREQ
tDRWH
DSTP
DACK
Unit
Min
Max
DREQ0
5tCYC
⎯
ns
tDSWH
DSTP0*
5tCYC
⎯
ns
tCLDL
CLK,
DACK0
⎯
20
⎯
20
CLK,
DEOP0
⎯
20
⎯
20
tCLDH
tCLEL
DEOP
Value
tCLEH
ns
ns
* : DSTP and DEOP share a pin. The pin is possible to change DSTP and DEOP functions using a port function
register.
tCYC
CLK
tCLDL
tCLDH
DACK0
tCLEL
tCLEH
DEOP0
tDSWH
DSTP0
DREQ0
tDRWH
235
MB91360G Series
■ PACKAGE THERMAL RESISTANCE and MAX ALLOWED POWER CONSUMPTION
Thermal Resistance [ °C/W]
θja (junction to ambient)
Maximum allowed power
consumption
[W] *
0 m/s
1 m/s
3 m/s
θjc
(junction to
case)
FPT-120P-M21
30
27
25
5
1.33
FPT-160P-M15
16
13
11
2.5
2.5
FPT-208P-M04
16
13
11
2.5
2.5
PGA-401C-A02
16
8.5
5.5
⎯
2.5
Package
* : The maximum allowed ambient temperature is +85 °C, the maximum allowed junction temperature is +125 °C.
Under these conditions, the maximum allowed power consumption will be
PMAX = (125 °C − 85 °C) / θja (K/W)
θja is the thermal resistance of this package at 0 m/s when used on a multi-layer board with separate power
and ground planes.
■ ORDERING INFORMATION
Part number
236
Package
MB91FV360GACR
401-pin Ceramic PGA
(PGA-401C-A02)
MB91F362GBPFVS
208-pin Plastic QFP
(FPT-208P-M04)
MB91F369GAPQS1
160-pin Plastic QFP
(FPT-160P-M15)
MB91F365GBPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91F366GBPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91F367GBPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91F368GBPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91366GAPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91F376GPMT
120-pin plastic LQFP
(FPT-120P-M21)
MB91F364GPMT
120-pin plastic LQFP
(FPT-120P-M21)
Remarks
MB91360G Series
■ PACKAGE DIMENSIONS
401-pin ceramic PGA
(PGA-401C-A02)
48.26 ± 0.55 SQ
(1.900 ± .022)
2.54 (.100) TYP
1.00 (.039) DIA TYP
(4 PLCS)
0.40 ± 0.10
DIA
(.016 ± .004)
45.72 (1.800)
REF
INDEX AREA
1.02 (.040) C TYP
(4 PLCS)
1.20 ± 0.25
(.047 ± .010)
EXTRA INDEX PIN
3.40 ± 0.40
(.134 ± .016)
5.27 (.207)
MAX
© 1994 FUJITSU LIMITED R401002SC-2-2
Dimensions in mm (inches) .
Note : The values in parentheses are reference values.
Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
208-pin plastic QFP
(FPT-208P-M04)
30.60±0.20(1.205±.008)SQ
* 28.00±0.10(1.102±.004)SQ
+0.03
0.17 –0.08
156
+.001
.007 –.003
105
104
157
0.08(.003)
Details of "A" part
+0.20
3.75 –0.30
+.008
.148 –.012
(Mounting height)
+0.10
0.40 –0.15
+.004
INDEX
0˚~8˚
208
LEAD No.
53
1
52
0.50(.020)
C
0.22±0.05
(.009±.002)
0.08(.003)
"A"
0.50±0.20
(.020±.008)
0.60±0.15
(.024±.006)
.016 –.006
(Stand off)
0.25(.010)
M
2003 FUJITSU LIMITED F208020S-c-3-4
Dimensions in mm (inches) .
Note : The values in parentheses are reference values.
(Continued)
237
MB91360G Series
(Continued)
Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
160-pin plastic QFP
(FPT-160P-M15)
32.00±0.20(1.260±.008)SQ
+0.05
* 28.00±0.10(1.102±.004)SQ
0.17 –0.03
+.002
.007 –.001
81
120
80
121
0.10(.004)
Details of "A" part
+0.35
3.75 –0.20
+.014
.148 –.008
(Mounting height)
0.25(.010)
INDEX
0~8˚
160
41
1
40
0.65(.026)
+0.08
0.32 –0.07
0.13(.005)
+.0031
.013 –.0028
C
+0.10
0.80±0.20
(.031±.008)
0.88±0.15
(.035±.006)
"A"
0.40 –0.15
+.004
.016 –.006
(Stand off)
M
2003 FUJITSU LIMITED F160037S-c-3-3
Dimensions in mm (inches) .
Note : The values in parentheses are reference values.
Note 1) * : These dimensions do not include resin protrusion.
Resin protrusion is +0.25 (.010) MAX (each side) .
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.
120-pin plastic LQFP
(FPT-120P-M21)
18.00±0.20(.709±.008)SQ
+0.40
* 16.00 –0.10 .630 +.016
–.004 SQ
90
61
91
60
0.08(.003)
Details of "A" part
+0.20
1.50 –0.10
+.008
(Mounting height)
.059 –.004
INDEX
0~8˚
120
LEAD No.
1
30
0.50(.020)
C
"A"
31
0.22±0.05
(.009±.002)
+0.05
0.08(.003)
M
0.145 –0.03
+.002
.006 –.001
0.60±0.15
(.024±.006)
0.10±0.05
(.004±.002)
(Stand off)
0.25(.010)
2002 FUJITSU LIMITED F120033S-c-4-4
Dimensions in mm (inches) .
Note : The values in parentheses are reference values.
238
MB91360G Series
FUJITSU LIMITED
All Rights Reserved.
The contents of this document are subject to change without notice.
Customers are advised to consult with FUJITSU sales
representatives before ordering.
The information, such as descriptions of function and application
circuit examples, in this document are presented solely for the
purpose of reference to show examples of operations and uses of
Fujitsu semiconductor device; Fujitsu does not warrant proper
operation of the device with respect to use based on such
information. When you develop equipment incorporating the
device based on such information, you must assume any
responsibility arising out of such use of the information. Fujitsu
assumes no liability for any damages whatsoever arising out of
the use of the information.
Any information in this document, including descriptions of
function and schematic diagrams, shall not be construed as license
of the use or exercise of any intellectual property right, such as
patent right or copyright, or any other right of Fujitsu or any third
party or does Fujitsu warrant non-infringement of any third-party’s
intellectual property right or other right by using such information.
Fujitsu assumes no liability for any infringement of the intellectual
property rights or other rights of third parties which would result
from the use of information contained herein.
The products described in this document are designed, developed
and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You
must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or
technologies subject to certain restrictions on export under the
Foreign Exchange and Foreign Trade Law of Japan, the prior
authorization by Japanese government will be required for export
of those products from Japan.
F0506
© 2005 FUJITSU LIMITED Printed in Japan
Similar pages