an1909

Application Note 1909
Author: Billy Yang
ISL8130EVAL2Z - User Guide
Introduction
The ISL8130 is a wide input range, synchronous buck
controller. It is designed to drive N-Channel MOSFETs in a
synchronous rectified buck topology for up to 25A load current.
The ISL8130 integrates control, output adjustment, monitoring
and protection functions into a single package. All the
necessary components are with a 2.125 inch by 1.25 inch PCB
area.
The ISL8130EVAL2Z provides simple, voltage mode control
with fast transient response. The 0.6V internal reference as
well as external reference can be selected via the REFIN pin.
TABLE 2. RECOMMENDED COMPONENT SELECTION FOR QUICK
EVALUATION
VOUT IOUT
(V)
(A)
TABLE 1. EVALUATION BOARD ELECTRICAL SPECIFICATIONS
SPEC
VIN
DESCRIPTION
MIN
TYP
MAX
UNIT
LOWER
MOSFET
INDUCTOR
FSW/RT
(kHz/kΩ)
5
25
2X
2X
BSC057N03 BSC057N03
LS
LS
SER2010-901ML 280/52.3
5
15
1X
1X
BSC057N03 BSC030N03
LS
LS
SER2009-901ML 500/31.6
3.3
25
2X
2X
BSC057N03 BSC030N03
LS
LS
SER2010-901ML 280/52.3
3.3
15
1X
1X
BSC057N03 BSC030N03
LS
LS
SER2009-901ML 500/31.6
The ISL8130 is offered in a space saving 4x4 QFN and
easy-to-use 20 Ld QSOP packages.
Evaluation Board Specifications
UPPER
MOSFET
Please contact Intersil Sales for assistance.
Input Voltage
5.6
12
16
V
VOUT
Output Voltage
4.75
5.0
5.25
V
Recommended Equipment
IOUT
Output Current
25
A
The following equipment are recommended for evaluation:
Fsw
Switching Frequency
280
kHz
η
Efficiency, VIN = 12V,
IOUT = 25A
94
%
• 0V to 30V power supply with 30A source current capability
• Electronic load capable of sinking 25A
• Digital Multimeters (DMMs)
• 100MHz Quad-Trace Oscilloscope
Quick Test Setup
1. Ensure that the Eval board is correctly connected to the
power supply and the electronic load prior to apply any
power. Please refer to Figure 2 for proper set-up.
2. Connect jumpers J1 to the Internal Reference position;
Connect jumper J8 to the Disable position.
3. Turn on the power supply, VIN = 12V. The PWM should be
inhibited at this time.
4. Connect jumper J8 to the Enable position. Adjust input
voltage VIN within the specified range and observe output
voltage. The output voltage variation should be within
4.75V to 5.25V.
5. Adjust load current within 25A. The output voltage variation
should be within 4.75V to 5.25V.
6. Use oscilloscope to observe output ripple voltage and
phase node ringing. For accurate measurement, please
refer to Figure 3 for proper probe set-up.
FIGURE 1. PHOTOGRAPH OF THE ISL8130EVAL2Z EVALUATION
BOARD
7. Optimization. Please refer to Table 2 for optimization
recommendation.
NOTE: Test points: VOUT, GND, GND, VIN are for voltage measurement
only. Do not allow high current through these test points.
December 20, 2013
AN1909.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2013. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
Application Note 1909
FIGURE 2. ISL8130EVAL2Z TEST SET-UP
Probe Set-up
OUTPUT
CAP
OUTPUT
OUTPUT
CAP
CAP
OR
ORMOSFET
MOSFET
FIGURE 3. OSCILLOSCOPE PROBE SET-UP
External Reference
If REFIN pin is tied to VCC5, then the internal 0.6V reference is
used as the error amplifier non-inverting input. If the REFIN is
connected to an external voltage source between 0.6V to 1.25V,
then this external voltage is used as the reference voltage at the
positive input of the error amplifier.
2
AN1909.0
December 20, 2013
Application Note 1909
Typical Performance Curves
Input voltage is 12V and output voltage is 5V unless otherwise specified.
98
4.982
96
4.981
92
VOUT (V)
EFFICIENCY (%)
94
90
88
4.980
4.979
86
84
4.978
82
80
0
2
4
6
8
10 12 14 16 18 20 22 24 26
4.977
FIGURE 4. EFFICIENCY vs LOAD CURRENT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
LOAD CURRENT (A)
LOAD CURRENT (A)
FIGURE 5. LOAD REGULATION, (V IN = 12V, I MAX = 25A)
IOUT
VOUT
VOUT
PH
FIGURE 6. OUTPUT RIPPLE (VO = 5V, LOAD = 25A)
FIGURE 7. OVERCURRENT PROTECTION (VO = 5V, LOAD = 40A)
VOUT
IOUT
VOUT
VIN
ILOAD
FIGURE 8. SOFT-START AT FULL LOAD
3
FIGURE 9. LOAD TRANSIENT (25% TO 50% AT 2A/µs)
AN1909.0
December 20, 2013
Application Note 1909
ISL8130EVAL2Z Schematic
P6
VC C5
1
1
VI N
C 18
C20
10uF
470uF
J5
2
C9
10uF
2
C7
10uF
2
1
2
R8
1. 21K
1
R E FO UT
2
2
C8
10u F
R10
100 K
1
1
2
REFO UT
J4
VI N
1
I N T. R E F
J1
3
1
2
P7
1
1
1
C 12
2. 2uF
2
E XT . REF
1
P8
Ext . REF
1
Q1
BSC 057N03LS
G ND
P5
1
1
1
C4
10uF
1
is l8130
EN SS
PGOO D
R17
C 13
0. 1uF
1
2
2
C 30
C 24
D NP
D NP
2
2
1
1
100K
C 33
E N/ SS
GN D
C26
D NP
DNP
VC C5
R1
R11
12 1K
0
2 N 1624618 5
1
2
2
1
2
2
1
C10
0. 47uF
R4
16. 5K
R3
1k
1
C3
2
2
1
470pF
1
2
3
2
1
BSC 057 N03LS
1
RPG
D IS AB LE
1
P4
1
1
2
2
E NA BL E
GN D
1000pF
1
1
1
J8
J7
1
C1 9
R18
51K
10uF
C 17
1
U1
P9
C 29
1uF
1
BAT54C-V-G
2
2
1
2
CD EL
C28
1uF
C 27
22u
C 32
D NP
180uF
2
PGN D
PGOOD
Q4
2
PG OO D
1
3
2
20
R2
30 .1K 1
C25
1
19
ENSS
1. 2
VOU T
1
1
LG ATE
C15
DN P
2
R9
Q2
BSC 057N03LS
D2
3
C OMP
C1
1. 5nF
2
5
4 PVC C
1
PVC C
C31
22u
180uF
2
PHASE
FB
C23
6 UGATE
CD EL
C2
10 0pF
1
2
RT
J6
1
1
UG ATE
18
COMP
1
2
0. 22uF
2
2
1
2
2
1
SGN D
R T 16
FB 17
2
C11
2
1
0
BOO T
15
R5
52. 3K
1
7
VI N
R14
1
I SEN
14
2
PHASE
8
VCC 5
VOU T
L1 0. 9u H
1
13
1
3
PHASE
1
VCC 5
VOU T
9
2
REFI N
1
OC SET
NC
1
2
10
R EFOUT
12
C1 6
0. 1uF
P3
1
2
11
VIN
G ND
BSC057N 03 LS
C6
1000pF
REFI N
2
2
Q3
4
AN1909.0
December 20, 2013
Application Note 1909
TABLE 3. ISL8130EVAL2Z BILL OF MATERIALS
ITEM
QTY
PART REFERENCE
VALUE
DESCRIPTION
PART NUMBER
MANUFACTURER
ESSENTIAL COMPONENTS
1
1
C3
470pF
Ceramic CAP, NP0 or C0G, sm0603
GENERIC
GENERIC
2
2
C13, C16
0.1µF
Ceramic CAP, X5R, 50V, sm0603
GENERIC
GENERIC
3
2
C4, C17
10µF
Ceramic CAP, X5R, 10V, sm0805
GENERIC
GENERIC
4
1
C10
0.47µF
Ceramic CAP, X5R, 16V, sm0603
GENERIC
GENERIC
5
3
C27, C31
22µF
Ceramic CAP, X5R, 25V, sm1210
GENERIC
GENERIC
6
1
C12
2.2µF
Ceramic CAP, X5R, 16V, sm0603
GENERIC
GENERIC
7
2
C6, C19
1000pF
Ceramic CAP, NP0 or C0G, sm0603
GENERIC
GENERIC
8
2
C23, C25
180µF
OSCON, 16V, Radial 8x9
16SEPC180MX
SANYO
9
4
C7, C8, C9, C20
10µF
Ceramic CAP, X5R, 25V, sm1210
GENERIC
GENERIC
10
1
C2
100pF
Ceramic CAP, NP0 or C0G, sm0603
GENERIC
GENERIC
11
2
C28, C29
Ceramic CAP, X5R, 25V,sm0603
GENERIC
GENERIC
12
1
C1
1500pF
Ceramic CAP, NP0 or C0G, sm0603
GENERIC
GENERIC
13
1
C11
0.22µF
Ceramic CAP, X5R, 16V,sm0603
GENERIC
GENERIC
14
1
C18
470µF
Alum. Cap, 50V
16SVPE470M
SANYO
15
1
D2
Schottky Diode, 30V, SOT23
BAT54C
Fairchild
16
1
L1
Inductor
SER2010-901ML
Coilcraft
17
4
Q1, Q2, Q3, Q4
Single Channel NFET, 30V
BSC057N03LS G
Infineon
18
1
R5
52.3k
Resistor, sm0603, 1%
GENERIC
GENERIC
19
1
R9
1.2
Resistor, sm0603, 10%
GENERIC
GENERIC
20
1
R2
30.1k
Resistor, sm0603, 1%
GENERIC
GENERIC
21
2
R11, R14
0
Resistor, sm0603, 10%
GENERIC
GENERIC
22
1
R4
16.5k
Resistor, sm0603, 1%
GENERIC
GENERIC
23
1
R17
1
Resistor, sm0603, 10%
GENERIC
GENERIC
24
1
R18
51k
Resistor, sm0603, 1%
GENERIC
GENERIC
25
1
R1
121k
Resistor, sm0603, 1%
GENERIC
GENERIC
26
1
R8
1.21k
Resistor, sm0603, 1%
GENERIC
GENERIC
27
1
R3
1k
Resistor, sm0603, 1%
GENERIC
GENERIC
28
2
R10, RPG
100k
Resistor, sm0603, 1%
GENERIC
GENERIC
29
1
U1
PWM CONTROLLER, 20 Ld QSOP
ISL8130IAZ
INTERSIL
1µF
0.9µH
OPTIONAL COMPONENTS
30
6
C15, C24, C26, C30, C32,
C33
DO NOT
POPULATE
EVALUATION HARDWARE
31
4
J4, J5, J6, J7
HARDWARE, MTG, CABLE TERMINAL, 6-14AWG,
LUG&SCRE , ROHS
KPA8CTP
BERG/FCI
32
2
J1, J8
1x3 Header
GENERIC
GENERIC
33
7
P3, P4, P5, P6, P7, P8, P9
Test Points
1514-2
Keystone
5
AN1909.0
December 20, 2013
Application Note 1909
ISL8130EVAL2Z PCB Layout
FIGURE 10. TOP SILKSCREEN
6
FIGURE 11. TOP LAYER
AN1909.0
December 20, 2013
Application Note 1909
ISL8130EVAL2Z PCB Layout
FIGURE 12. SECOND LAYER(SOLID GROUND)
7
(Continued)
FIGURE 13. THIRD LAYER
AN1909.0
December 20, 2013
Application Note 1909
ISL8130EVAL2Z PCB Layout
FIGURE 14. BOTTOM LAYER
(Continued)
FIGURE 15. BOTTOM SILKSCREEN
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is
cautioned to verify that the Application Note or Technical Brief is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com
8
AN1909.0
December 20, 2013
Similar pages