FM24CL16B 16-Kbit (2 K × 8) Serial (I2C) F-RAM Datasheet .pdf

FM24CL16B
16-Kbit (2 K × 8) Serial (I2C) F-RAM
16-Kbit (2 K × 8) Serial (I2C) F-RAM
Features
Functional Overview
■
16-Kbit ferroelectric random access memory (F-RAM) logically
organized as 2 K × 8
14
❐ High-endurance 100 trillion (10 ) read/writes
❐ 151-year data retention (See the Data Retention and
Endurance table)
❐ NoDelay™ writes
❐ Advanced high-reliability ferroelectric process
The FM24CL16B is a 16-Kbit nonvolatile memory employing an
advanced ferroelectric process. A ferroelectric random access
memory or F-RAM is nonvolatile and performs reads and writes
similar to a RAM. It provides reliable data retention for 151 years
while eliminating the complexities, overhead, and system-level
reliability problems caused by EEPROM and other nonvolatile
memories.
■
Fast 2-wire Serial interface (I2C)
❐ Up to 1-MHz frequency
2
❐ Direct hardware replacement for serial (I C) EEPROM
❐ Supports legacy timings for 100 kHz and 400 kHz
■
Low power consumption
❐ 100 A active current at 100 kHz
❐ 3 A (typ) standby current
■
Voltage operation: VDD = 2.7 V to 3.65 V
■
Industrial temperature: –40 C to +85 C
Unlike EEPROM, the FM24CL16B performs write operations at
bus speed. No write delays are incurred. Data is written to the
memory array immediately after each byte is successfully
transferred to the device. The next bus cycle can commence
without the need for data polling. In addition, the product offers
substantial write endurance compared with other nonvolatile
memories. Also, F-RAM exhibits much lower power during writes
than EEPROM since write operations do not require an internally
elevated power supply voltage for write circuits. The
FM24CL16B is capable of supporting 1014 read/write cycles, or
100 million times more write cycles than EEPROM.
■
Packages
❐ 8-pin small outline integrated circuit (SOIC) package
❐ 8-pin dual flat no leads (DFN) package
■
Restriction of hazardous substances (RoHS) compliant
These capabilities make the FM24CL16B ideal for nonvolatile
memory applications, requiring frequent or rapid writes.
Examples range from data logging, where the number of write
cycles may be critical, to demanding industrial controls where the
long write time of EEPROM can cause data loss. The
combination of features allows more frequent data writing with
less overhead for the system.
The FM24CL16B provides substantial benefits to users of serial
(I2C) EEPROM as a hardware drop-in replacement. The device
specifications are guaranteed over an industrial temperature
range of –40 C to +85 C.
For a complete list of related documentation, click here.
Logic Block Diagram
Counter
Address
Latch
2Kx8
F-RAM Array
11
8
SDA
Serial to Parallel
Converter
Data Latch
8
SCL
WP
Cypress Semiconductor Corporation
Document Number: 001-84456 Rev. *I
Control Logic
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 6, 2015
FM24CL16B
Contents
Pinouts .............................................................................. 3
Pin Definitions .................................................................. 3
Overview ............................................................................ 4
Memory Architecture ........................................................ 4
I2C Interface ...................................................................... 4
STOP Condition (P) ..................................................... 4
START Condition (S) ................................................... 4
Data/Address Transfer ................................................ 5
Acknowledge / No-acknowledge ................................. 5
Slave Device Address ................................................. 6
Addressing Overview (Word Address) ........................ 6
Data Transfer .............................................................. 6
Memory Operation ............................................................ 6
Write Operation ........................................................... 6
Read Operation ........................................................... 7
Endurance ......................................................................... 8
Maximum Ratings ............................................................. 9
Operating Range ............................................................... 9
DC Electrical Characteristics .......................................... 9
Data Retention and Endurance ..................................... 10
Document Number: 001-84456 Rev. *I
Capacitance .................................................................... 10
Thermal Resistance ........................................................ 10
AC Test Loads and Waveforms ..................................... 10
AC Test Conditions ........................................................ 10
AC Switching Characteristics ....................................... 11
Power Cycle Timing ....................................................... 12
Ordering Information ...................................................... 13
Ordering Code Definitions ......................................... 13
Package Diagrams .......................................................... 14
Acronyms ........................................................................ 16
Document Conventions ................................................. 16
Units of Measure ....................................................... 16
Document History Page ................................................. 17
Sales, Solutions, and Legal Information ...................... 18
Worldwide Sales and Design Support ....................... 18
Products .................................................................... 18
PSoC® Solutions ...................................................... 18
Cypress Developer Community ................................. 18
Technical Support ..................................................... 18
Page 2 of 18
FM24CL16B
Pinouts
Figure 1. 8-pin SOIC pinout
NC
1
NC
2
NC
3
VSS
4
Top View
not to scale
8
VDD
7
WP
6
SCL
5
SDA
Figure 2. 8-pin DFN pinout
O
NC
1
NC
2
8
VDD
7
WP
EXPOSED
PAD
NC
3
6
SCL
VSS
4
5
SDA
Top View
not to scale
Pin Definitions
Pin Name
SDA
I/O Type
Description
Input/Output Serial Data/Address. This is a bi-directional pin for the I2C interface. It is open-drain and is intended
to be wire-AND'd with other devices on the I2C bus. The input buffer incorporates a Schmitt trigger for
noise immunity and the output driver includes slope control for falling edges. An external pull-up resistor
is required.
SCL
Input
Serial Clock. The serial clock pin for the I2C interface. Data is clocked out of the device on the falling
edge, and into the device on the rising edge.
WP
Input
Write Protect. When tied to VDD, addresses in the entire memory map will be write-protected. When
WP is connected to ground, all addresses are write enabled. This pin is pulled down internally.
VSS
Power supply Ground for the device. Must be connected to the ground of the system.
VDD
Power supply Power supply input to the device.
NC
NC
EXPOSED
PAD
No connect
No Connect. Die pads are not connected to the package pin.
The EXPOSED PAD on the bottom of 8-pin DFN package is not connected to the die. The EXPOSED
PAD should not be soldered on the PCB.
Document Number: 001-84456 Rev. *I
Page 3 of 18
FM24CL16B
Overview
The FM24CL16B is a serial F-RAM memory. The memory array
is logically organized as 2,048 × 8 bits and is accessed using an
industry-standard I2C interface. The functional operation of the
F-RAM is similar to serial (I2C) EEPROM. The major difference
between the FM24CL16B and a serial (I2C) EEPROM with the
same pinout is the F-RAM's superior write performance, high
endurance, and low power consumption.
Memory Architecture
When accessing the FM24CL16B, the user addresses 2K
locations of eight data bits each. These eight data bits are shifted
in or out serially. The addresses are accessed using the I2C
protocol, which includes a slave address (to distinguish other
non-memory devices), a row address, and a segment address.
The row address consists of 8-bits that specify one of the 256
rows. The 3-bit segment address specifies one of the 8 segments
within each row. The complete address of 11-bits specifies each
byte address uniquely.
The access time for the memory operation is essentially zero,
beyond the time needed for the serial protocol. That is, the
memory is read or written at the speed of the I2C bus. Unlike a
serial (I2C) EEPROM, it is not necessary to poll the device for a
ready condition because writes occur at bus speed. By the time
a new bus transaction can be shifted into the device, a write
operation is complete. This is explained in more detail in the
interface section.
Note that the FM24CL16B contains no power management
circuits other than a simple internal power-on reset. It is the
user’s responsibility to ensure that VDD is within data sheet
tolerances to prevent incorrect operation.
I2C Interface
The FM24CL16B employs a bi-directional I2C bus protocol using
few pins or board space. Figure 3 illustrates a typical system
configuration using the FM24CL16B in a microcontroller-based
system. The industry standard I2C bus is familiar to many users
but is described in this section.
By convention, any device that is sending data onto the bus is
the transmitter while the target device for this data is the receiver.
The device that is controlling the bus is the master. The master
is responsible for generating the clock signal for all operations.
Any device on the bus that is being controlled is a slave. The
FM24CL16B is always a slave device.
The bus protocol is controlled by transition states in the SDA and
SCL signals. There are four conditions including START, STOP,
data bit, or acknowledge. Figure 4 and Figure 5 illustrates the
signal conditions that specify the four states. Detailed timing
diagrams are shown in the electrical specifications section.
Figure 3. System Configuration using Serial (I2C) nvSRAM
V DD
RPmin = (VDD - VOLmax) / IOL
RPmax = tr / (0.8473 * Cb)
SCL
Microcontroller
SDA
SCL
SDA
FM24CL16B
SCL
SDA
Other Slave Device
STOP Condition (P)
START Condition (S)
A STOP condition is indicated when the bus master drives SDA
from LOW to HIGH while the SCL signal is HIGH. All operations
using the FM24CL16B should end with a STOP condition. If an
operation is in progress when a STOP is asserted, the operation
will be aborted. The master must have control of SDA in order to
assert a STOP condition.
A START condition is indicated when the bus master drives SDA
from HIGH to LOW while the SCL signal is HIGH. All commands
should be preceded by a START condition. An operation in
progress can be aborted by asserting a START condition at any
time. Aborting an operation using the START condition will ready
the FM24CL16B for a new operation.
If during operation the power supply drops below the specified
VDD minimum, the system should issue a START condition prior
to performing another operation.
Document Number: 001-84456 Rev. *I
Page 4 of 18
FM24CL16B
Figure 4. START and STOP Conditions
full pagewidth
SDA
SDA
SCL
SCL
S
P
STOP Condition
START Condition
Figure 5. Data Transfer on the I2C Bus
handbook, full pagewidth
P
SDA
Acknowledgement
signal from slave
MSB
SCL
S
1
2
7
9
8
1
Acknowledgement
signal from receiver
2
3
4-8
ACK
START
condition
9
ACK
All data transfers (including addresses) take place while the SCL
signal is HIGH. Except under the two conditions described
above, the SDA signal should not change while SCL is HIGH.
Acknowledge / No-acknowledge
The acknowledge takes place after the 8th data bit has been
transferred in any transaction. During this state the transmitter
should release the SDA bus to allow the receiver to drive it. The
receiver drives the SDA signal LOW to acknowledge receipt of
the byte. If the receiver does not drive SDA LOW, the condition
is a no-acknowledge and the operation is aborted.
S
or
P
STOP or
START
condition
Byte complete
Data/Address Transfer
S
The receiver would fail to acknowledge for two distinct reasons.
First is that a byte transfer fails. In this case, the no-acknowledge
ceases the current operation so that the device can be
addressed again. This allows the last byte to be recovered in the
event of a communication error.
Second and most common, the receiver does not acknowledge
to deliberately end an operation. For example, during a read
operation, the FM24CL16B will continue to place data onto the
bus as long as the receiver sends acknowledges (and clocks).
When a read operation is complete and no more data is needed,
the receiver must not acknowledge the last byte. If the receiver
acknowledges the last byte, this will cause the FM24CL16B to
attempt to drive the bus on the next clock while the master is
sending a new command such as STOP.
Figure 6. Acknowledge on the I2C Bus
handbook, full pagewidth
DATA OUTPUT
BY MASTER
No Acknowledge
DATA OUTPUT
BY SLAVE
Acknowledge
SCL FROM
MASTER
1
2
8
9
S
START
Condition
Document Number: 001-84456 Rev. *I
Clock pulse for
acknowledgement
Page 5 of 18
FM24CL16B
Slave Device Address
will end the read operation. For a write operation, the
FM24CL16B will accept 8 data bits from the master then send an
acknowledge. All data transfer occurs MSB (most significant bit)
first.
The first byte that the FM24CL16B expects after a START
condition is the slave address. As shown in Figure 7, the slave
address contains the device type , the page of memory to be
accessed, and a bit that specifies if the transaction is a read or
a write.
Memory Operation
Bits 7-4 are the device type and should be set to 1010b for the
FM24CL16B. These bits allow other function types to reside on
the I2C bus within an identical address range. Bits 3-1 are the
page select. It specifies the 256-byte block of memory that is
targeted for the current operation. Bit 0 is the read/write bit
(R/W). R/W = ‘1’ indicates a read operation and R/W = ‘0’
indicates a write operation.
The FM24CL16B is designed to operate in a manner very similar
to other I2C interface memory products. The major differences
result from the higher performance write capability of F-RAM
technology. These improvements result in some differences
between the FM24CL16B and a similar configuration EEPROM
during writes. The complete operation for both writes and reads
is explained below.
Figure 7. Memory Slave Device Address
Write Operation
MSB
handbook, halfpage
1
LSB
0
1
Slave ID
0
A2
A1
All writes begin with a slave address, then a word address. The
bus master indicates a write operation by setting the LSB of the
slave address (R/W bit) to a '0'. After addressing, the bus master
sends each byte of data to the memory and the memory
generates an acknowledge condition. Any number of sequential
bytes may be written. If the end of the address range is reached
internally, the address counter will wrap from 7FFh to 000h.
A0 R/W
Page Select
Addressing Overview (Word Address)
After the FM24CL16B (as receiver) acknowledges the slave
address, the master can place the word address on the bus for
a write operation. The word address is the lower 8-bits of the
address to be combined with the 3-bits page select to specify
exactly the byte to be written. The complete 11-bit address is
latched internally. No word address occurs for a read operation,
though the 3-bit page select is latched internally. Reads always
use the lower 8-bits that are held internally in the address latch.
That is, reads always begin at the address following the previous
access. A random read address can be loaded by doing a write
operation as explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24CL16B increments the internal address
latch. This allows the next sequential byte to be accessed with
no additional addressing. After the last address (7FFh) is
reached, the address latch will roll over to 000h. There is no limit
to the number of bytes that can be accessed with a single read
or write operation.
Data Transfer
After the address bytes have been transmitted, data transfer
between the bus master and the FM24CL16B can begin. For a
read operation the FM24CL16B will place 8 data bits on the bus
then wait for an acknowledge from the master. If the
acknowledge occurs, the FM24CL16B will transfer the next
sequential byte. If the acknowledge is not sent, the FM24CL16B
Unlike other nonvolatile memory technologies, there is no
effective write delay with F-RAM. Since the read and write
access times of the underlying memory are the same, the user
experiences no delay through the bus. The entire memory cycle
occurs in less time than a single bus clock. Therefore, any
operation including read or write can occur immediately following
a write. Acknowledge polling, a technique used with EEPROMs
to determine if a write is complete is unnecessary and will always
return a ready condition.
Internally, an actual memory write occurs after the 8th data bit is
transferred. It will be complete before the acknowledge is sent.
Therefore, if the user desires to abort a write without altering the
memory contents, this should be done using START or STOP
condition prior to the 8th data bit. The FM24CL16B uses no page
buffering.
The memory array can be write-protected using the WP pin.
Setting the WP pin to a HIGH condition (VDD) will write-protect
all addresses. The FM24CL16B will not acknowledge data bytes
that are written to protected addresses. In addition, the address
counter will not increment if writes are attempted to these
addresses. Setting WP to a LOW state (VSS) will disable the write
protect. WP is pulled down internally.
Figure 8 and Figure 9 below illustrate a single-byte and
multiple-byte write cycles.
Figure 8. Single-Byte Write
By Master
Start
S
By F-RAM
Document Number: 001-84456 Rev. *I
Address & Data
Slave Address
0 A
Word Address
Stop
A
Data Byte
A
P
Acknowledge
Page 6 of 18
FM24CL16B
Figure 9. Multi-Byte Write
By Master
Start
S
Address & Data
Slave Address
0 A
Stop
Word Address
A
Data Byte
By F-RAM
A
Data Byte
A
P
Acknowledge
Read Operation
There are two basic types of read operations. They are current
address read and selective address read. In a current address
read, the FM24CL16B uses the internal address latch to supply
the lower 8 address bits. In a selective read, the user performs a
procedure to set these lower address bits to a specific value.
Current Address & Sequential Read
As mentioned above the FM24CL16B uses an internal latch to
supply the lower 8 address bits for a read operation. A current
address read uses the existing value in the address latch as a
starting place for the read operation. The system reads from the
address immediately following that of the last operation.
To perform a current address read, the bus master supplies a
slave address with the LSB set to a '1'. This indicates that a read
operation is requested. The three page select bits in the slave
address specifies the block of memory that is used for the read
operation. After receiving the complete slave address, the
FM24CL16B will begin shifting out data from the current address
on the next clock. The current address is the 3-bits from the slave
address combined with the 8-bits that were in the internal
address latch.
address read with multiple byte transfers. After each byte the
internal address counter will be incremented.
Note Each time the bus master acknowledges a byte, this
indicates that the FM24CL16B should read out the next
sequential byte.
There are four ways to properly terminate a read operation.
Failing to properly terminate the read will most likely create a bus
contention as the FM24CL16B attempts to read out additional
data onto the bus. The four valid methods are:
1. The bus master issues a no-acknowledge in the 9th clock
cycle and a STOP in the 10th clock cycle. This is illustrated in
the diagrams below. This is preferred.
2. The bus master issues a no-acknowledge in the 9th clock
cycle and a START in the 10th.
3. The bus master issues a STOP in the 9th clock cycle.
4. The bus master issues a START in the 9th clock cycle.
If the internal address reaches 7FFh, it will wrap around to 000h
on the next read cycle. Figure 10 and Figure 11 below show the
proper operation for current address reads.
Beginning with the current address, the bus master can read any
number of bytes. Thus, a sequential read is simply a current
Figure 10. Current Address Read
Start
By Master
No
Acknowledge
Address
Stop
S
Slave Address
By F-RAM
1 A
Acknowledge
Data Byte
1
P
Data
Figure 11. Sequential Read
By Master
Start
Address
No
Acknowledge
Acknowledge
Stop
S
Slave Address
By F-RAM
Document Number: 001-84456 Rev. *I
1 A
Acknowledge
Data Byte
A
Data Byte
1 P
Data
Page 7 of 18
FM24CL16B
Selective (Random) Read
There is a simple technique that allows a user to select a random
address location as the starting point for a read operation. This
involves using the first two bytes of a write operation to set the
internal address followed by subsequent read operations.
To perform a selective read, the bus master sends out the slave
address with the LSB (R/W) set to 0. This specifies a write
operation. According to the write protocol, the bus master then
sends the word address byte that is loaded into the internal
address latch. After the FM24CL16B acknowledges the word
address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read
command to be issued with the slave address LSB set to a '1'.
The operation is now a current address read.
Figure 12. Selective (Random) Read
By Master
Address
Start
Start
Address
No
Acknowledge
Acknowledge
Stop
S
Slave Address
0 A
By F-RAM
Word Address
A
S
Acknowledge
Endurance
The FM24C16B internally operates with a read and restore
mechanism. Therefore, endurance cycles are applied for each
read or write cycle. The memory architecture is based on an
array of rows and columns. Each read or write access causes an
endurance cycle for an entire row. In the FM24C16B, a row is 64
bits wide. Every 8-byte boundary marks the beginning of a new
Document Number: 001-84456 Rev. *I
Slave Address
1 A
Data Byte
A
Data Byte
1 P
Data
row. Endurance can be optimized by ensuring frequently
accessed data is located in different rows. Regardless, FRAM
read and write endurance is effectively unlimited at the 1MHz I2C
speed. Even at 3000 accesses per second to the same row, 10
years time will elapse before 1 trillion endurance cycles occur.
Page 8 of 18
FM24CL16B
Maximum Ratings
Exceeding maximum ratings may shorten the useful life of the
device. These user guidelines are not tested.
Storage temperature ................................ –55 C to +125 C
Maximum accumulated storage time
At 125 °C ambient temperature ................................. 1000 h
At 85 °C ambient temperature ................................ 10 Years
Package power dissipation
capability (TA = 25 °C) ................................................. 1.0 W
Surface mount lead soldering
temperature (10 seconds) ....................................... +260 C
Electrostatic Discharge Voltage
Human Body Model (AEC-Q100-002 Rev. E) ..................... 4 kV
Charged Device Model (AEC-Q100-011 Rev. B) ............. 1.25 kV
Machine Model (AEC-Q100-003 Rev. E) ............................ 300 V
Ambient temperature
with power applied ................................... –55 °C to +125 °C
Latch-up current .................................................... > 140 mA
Supply voltage on VDD relative to VSS .........–1.0 V to +5.0 V
* Exception: The “VIN < VDD + 1.0 V” restriction does not apply
to the SCL and SDA inputs.
Input voltage .......... –1.0 V to + 5.0 V and VIN < VDD + 1.0 V
DC voltage applied to outputs
in High-Z state .................................... –0.5 V to VDD + 0.5 V
Operating Range
Transient voltage (< 20 ns) on
any pin to ground potential ................. –2.0 V to VDD + 2.0 V
Range
Ambient Temperature (TA)
VDD
Industrial
–40 C to +85 C
2.7 V to 3.65 V
DC Electrical Characteristics
Over the Operating Range
Parameter
Description
VDD
Power supply
IDD
Average VDD current
Test Conditions
SCL toggling
between
VDD – 0.3 V and VSS,
other inputs VSS or
VDD – 0.3 V.
Min
Typ [1]
Max
Unit
2.7
3.3
3.65
V
fSCL = 100 kHz
–
–
100
A
fSCL = 400 kHz
–
–
170
A
fSCL = 1 MHz
–
–
300
A
ISB
Standby current
SCL = SDA = VDD. All other inputs VSS
or VDD. Stop command issued.
–
3
6
A
ILI
Input leakage current
(Except WP)
VSS < VIN < VDD
–1
–
+1
A
Input leakage current
(for WP)
VSS < VIN < VDD
–1
–
+100
A
ILO
Output leakage current
VSS < VIN < VDD
–1
–
+1
A
VIH
Input HIGH voltage
0.7 × VDD
–
VDD + 0.3
V
VIL
Input LOW voltage
– 0.3
–
0.3 × VDD
V
VOL
Output LOW voltage
IOL = 3 mA
–
–
0.4
V
Rin[2]
Input resistance (WP)
For VIN = VIL (Max)
40
–
–
k
1
–
–
M
VHYS[3]
Input Hysteresis
0.05 × VDD
–
–
V
For VIN = VIH (Min)
Notes
1. Typical values are at 25 °C, VDD = VDD (typ). Not 100% tested.
2. The input pull-down circuit is strong (40 k) when the input voltage is below VIL and weak (1 M) when the input voltage is above VIH.
3. These parameters are guaranteed by design and are not tested.
Document Number: 001-84456 Rev. *I
Page 9 of 18
FM24CL16B
Data Retention and Endurance
Parameter
TDR
NVC
Description
Test condition
TA = 85 C
Data retention
Endurance
Min
Max
Unit
10
–
Years
TA = 75 C
38
–
TA = 65 C
151
–
Over operating temperature
1014
–
Cycles
Capacitance
Parameter [4]
Description
Test Conditions
CO
Output pin capacitance (SDA)
CI
Input pin capacitance
TA = 25 C, f = 1 MHz, VDD = VDD(typ)
Max
Unit
8
pF
6
pF
Thermal Resistance
Parameter [4]
JA
JC
Description
Thermal resistance
(junction to ambient)
Thermal resistance
(junction to case)
Test Conditions
8-pin SOIC
8-pin DFN
Unit
Test conditions follow standard test methods
and procedures for measuring thermal
impedance, per EIA / JESD51.
147
28
C/W
47
30
C/W
AC Test Loads and Waveforms
Figure 13. AC Test Loads and Waveforms
3.6 V
1.1 k
OUTPUT
100 pF
AC Test Conditions
Input pulse levels .................................10% and 90% of VDD
Input rise and fall times .................................................10 ns
Input and output timing reference levels ................0.5 × VDD
Output load capacitance ............................................ 100 pF
Note
4. These parameters are guaranteed by design and are not tested.
Document Number: 001-84456 Rev. *I
Page 10 of 18
FM24CL16B
AC Switching Characteristics
Over the Operating Range
Alt.
Parameter
Parameter[5]
Description
Min
Max
Min
Max
Min
Max
Unit
–
0.1
–
0.4
–
1.0
MHz
fSCL[6]
SCL clock frequency
tSU; STA
Start condition setup for repeated Start
4.7
–
0.6
–
0.25
–
µs
tHD;STA
Start condition hold time
4.0
–
0.6
–
0.25
–
µs
tLOW
Clock LOW period
4.7
–
1.3
–
0.6
–
µs
tHIGH
Clock HIGH period
4.0
–
0.6
–
0.4
–
µs
tSU;DAT
tSU;DATA
Data in setup
250
–
100
–
100
–
ns
tHD;DAT
tHD;DATA
Data in hold
0
–
0
–
0
–
ns
Data output hold (from SCL @ VIL)
0
–
0
–
0
–
ns
–
1000
–
300
–
300
ns
tDH
[7]
tr
Input rise time
tF[7]
tf
Input fall time
tR
–
300
–
300
–
100
ns
4.0
–
0.6
–
0.25
–
µs
SCL LOW to SDA Data Out Valid
–
3
–
0.9
–
0.55
µs
tBUF
Bus free before new transmission
4.7
–
1.3
–
0.5
–
µs
tSP
Noise suppression time constant on SCL, SDA
–
50
–
50
–
50
ns
STOP condition setup
tSU;STO
tVD;DATA
tAA
Figure 14. Read Bus Timing Diagram
tHIGH
tR
`
tF
tSP
tLOW
tSP
SCL
tSU:SDA
1/fSCL
tBUF
tHD:DAT
tSU:DAT
SDA
tDH
tAA
Stop Start
Start
Acknowledge
Figure 15. Write Bus Timing Diagram
tHD:DAT
SCL
tHD:STA
tSU:STO
tSU:DAT
tAA
SDA
Start
Stop Start
Acknowledge
Notes
5. Test conditions assume signal transition time of 10 ns or less, timing reference levels of VDD/2, input pulse levels of 0 to VDD(typ), and output loading of the specified
IOL and load capacitance shown in Figure 13.
6. The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to fSCL (max).
7. These parameters are guaranteed by design and are not tested.
Document Number: 001-84456 Rev. *I
Page 11 of 18
FM24CL16B
Power Cycle Timing
Over the Operating Range
Parameter
Description
Min
Max
Unit
tPU
Power-up VDD(min) to first access (START condition)
1
–
ms
tPD
Last access (STOP condition) to power-down (VDD(min))
0
–
µs
tVR [8, 9]
VDD power-up ramp rate
30
–
µs/V
tVF [8, 9]
VDD power-down ramp rate
30
–
µs/V
VDD
~
~
Figure 16. Power Cycle Timing
VDD(min)
tVR
SDA
I2 C START
tVF
tPD
~
~
tPU
VDD(min)
I2 C STOP
Notes
8. Slope measured at any point on the VDD waveform.
9. Guaranteed by design.
Document Number: 001-84456 Rev. *I
Page 12 of 18
FM24CL16B
Ordering Information
Package
Diagram
Ordering Code
FM24CL16B-G
Package Type
51-85066
8-pin SOIC
001-85260
8-pin DFN
Operating
Range
Industrial
FM24CL16B-GTR
FM24CL16B-DG
FM24CL16B-DGTR
All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.
Ordering Code Definitions
FM 24 CL
16
B - G TR
Option:
Blank = Standard; T = Tape and Reel
Package Type: G = 8-pin SOIC; DG = 8-pin DFN
Die Revision = B
Density: 16 = 16-kbit
Voltage: CL = 2.7 V to 3.65 V
I2C F-RAM
Cypress
Document Number: 001-84456 Rev. *I
Page 13 of 18
FM24CL16B
Package Diagrams
Figure 17. 8-pin SOIC (150 mils) Package Outline, 51-85066
51-85066 *F
Document Number: 001-84456 Rev. *I
51-85066 *G
Page 14 of 18
FM24CL16B
Package Diagrams (continued)
Figure 18. 8-pin DFN (4.0 × 4.5 × 0.8 mm) Package Outline, 001-85260
001-85260 *B
Document Number: 001-84456 Rev. *I
Page 15 of 18
FM24CL16B
Acronyms
Acronym
Document Conventions
Description
Units of Measure
ACK
Acknowledge
CMOS
Complementary Metal Oxide Semiconductor
°C
degree Celsius
EIA
Electronic Industries Alliance
Hz
hertz
I2C
Inter-Integrated Circuit
Kb
1024 bit
I/O
Input/Output
kHz
kilohertz
JEDEC
Joint Electron Devices Engineering Council
k
kilohm
MHz
megahertz
M
megaohm
A
microampere
s
microsecond
mA
milliampere
Symbol
Unit of Measure
LSB
Least Significant Bit
MSB
Most Significant Bit
NACK
No Acknowledge
RoHS
Restriction of Hazardous Substances
R/W
Read/Write
ms
millisecond
SCL
Serial Clock Line
ns
nanosecond
SDA
Serial Data Access

ohm
SOIC
Small Outline Integrated Circuit
%
percent
WP
Write Protect
pF
picofarad
DFN
Dual Flat No-lead
V
volt
W
watt
Document Number: 001-84456 Rev. *I
Page 16 of 18
FM24CL16B
Document History Page
Document Title: FM24CL16B, 16-Kbit (2 K × 8) Serial (I2C) F-RAM
Document Number: 001-84456
Rev.
ECN No.
Submission
Date
Orig. of
Change
**
3902082
02/25/2013
GVCH
New spec
*A
3924523
03/07/2013
GVCH
Changed tPU spec value from 10 ms to 1 ms
*B
3996669
05/13/2013
GVCH
Added Appendix A - Errata for FM24CL16B
Description of Change
*C
4045469
06/30/2013
GVCH
All errata items are fixed and the errata is removed.
*D
4283420
02/19/2014
GVCH
Converted to Cypress standard format
Updated Pinouts
- Updated Figure 2 (Added EXPOSED PAD details)
Updated Pin Definitions
- Added EXPOSED PAD details
Updated Maximum Ratings table
- Removed Moisture Sensitivity Level (MSL)
- Added junction temperature and latch up current
Added Input leakage current (ILI) for WP
Updated Data Retention and Endurance table
Added Thermal Resistance table
Removed Package Marking Scheme (top mark)
Completing sunset review
*E
4272607
03/11/2014
GVCH
Typo fixed (AC Switching Characteristics): Parameter spec unit changed from
ns to µs
— tSU:STA, tHD:STA, tLOW, tHIGH, tSU:STO, tAA and tBUF
*F
4343617
04/21/2014
GVCH
Typo Fixed (Figure 2): Removed A0, A1 and A2 pins. These pins are not supported.
Typo fixed (DC Electrical Characteristics): VOL parameter spec unit changed
from C to V
*G
4564960
11/10/2014
GVCH
Added related documentation hyperlink in page 1.
*H
4771539
05/20/2015
GVCH
Replaced “TDFN” with “DFN” in all instances across the document.
Pin Definitions: Updated description of “EXPOSED PAD”
Typo Fixed (Ordering Information): Removed “Not Recommended for New Designs” Information from DFN part numbers
Updated Package Diagrams:
spec 51-85066 – Changed revision from *F to *G
spec 001-85260 – Changed revision from *A to *B
Updated to new template.
*I
4874571
08/06/2015
Document Number: 001-84456 Rev. *I
ZSK / PSR Updated Maximum Ratings:
Removed “Maximum junction temperature”.
Added “Maximum accumulated storage time”.
Added “Ambient temperature with power applied”.
Page 17 of 18
FM24CL16B
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
PSoC® Solutions
Products
Automotive
cypress.com/go/automotive
Clocks & Buffers
cypress.com/go/clocks
Interface
cypress.com/go/interface
Lighting & Power Control
Memory
cypress.com/go/powerpsoc
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training
cypress.com/go/memory
PSoC
cypress.com/go/psoc
Touch Sensing
cypress.com/go/touch
USB Controllers
Wireless/RF
psoc.cypress.com/solutions
Technical Support
cypress.com/go/support
cypress.com/go/USB
cypress.com/go/wirelessFM24VN10
© Cypress Semiconductor Corporation, 2013-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of
any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for
medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems
application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-84456 Rev. *I
Revised August 6, 2015
All products and company names mentioned in this document may be the trademarks of their respective holders.
Page 18 of 18