STMICROELECTRONICS 74LVQ14T

74LVQ14

HEX SCHMITT INVERTER
■
■
■
■
■
■
■
■
■
■
■
HIGH SPEED: tPD = 6 ns (TYP.) at VCC = 3.3V
COMPATIBLE WITH TTL OUTPUTS
LOW POWER DISSIPATION:
ICC = 2 µA (MAX.) at TA = 25 oC
LOW NOISE:
VOLP = 0.3 V (TYP.) at VCC = 3.3V
75Ω TRANSMISSION LINE DRIVING
CAPABILITY
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 12 mA (MIN)
PCI BUS LEVELS GUARANTEED AT 24mA
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 3.6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 14
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ14 is a low voltage CMOS HEX
SCHMITT INVERTER fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power and low noise
3.3V applications.
The internal circuit is composed of 3 stages
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ14M
74LVQ14T
including buffer output, which enables high noise
immunity and stable output.
It has better speed performance at 3.3V than 5V
lsttl family combined with the true CMOS low
power consumption.
Pin configuration and function are the same as
those of the LVQ04 but the LVQ14 has hysteresis
between the positive and negative input threshold
typically of 1V.
This together with its schmitt trigger function
allows it to be used on line receivers with slow
rise/fall input signals.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
February 1999
1/8
74LVQ14
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1, 3, 5, 9,
11, 13
1A to 6A
Data Inputs
NAME AND FUNCT ION
2, 4, 6, 8,
10, 12
1Y to 6Y
Data Outputs
7
GND
Ground (0V)
14
VCC
Positive Supply Voltage
TRUTH TABLE
A
Y
L
H
H
L
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Unit
-0.5 to +7
V
VI
DC Input Voltage
-0.5 to VCC + 0.5
V
VO
DC Output Voltage
-0.5 to VCC + 0.5
V
IIK
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 50
mA
± 300
mA
VCC
Supply Voltage
Value
ICC or IGND DC VCC or Ground Current
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
-65 to +150
o
300
o
C
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage (note 1)
Unit
V
V
VI
Input Voltage
0 to VCC
VO
Output Voltage
0 to VCC
Top
Operating Temperature:
1) Truth Table guaranteed: 1.5V to 3.6V
2/8
Valu e
2 to 3.6
-40 to +85
V
o
C
74LVQ14
DC SPECIFICATIONS
Symb ol
Parameter
Test Co nditions
Valu e
T A = 25 oC
V CC
(V)
Min.
T yp.
Un it
-40 to 85 o C
Max.
Min.
2.2
Max.
Vt+
Positive Input Threshold
3.0
Vt-
Negative Input Threshold
3.0
VH
Hysteresis Voltage
3.0
VOH
High Level Output
Voltage
3.0
Low Level Output
Voltage
3.0
Input Leakage Current
3.6
VI = VCC or GND
±0.1
±1
µA
ICC
Quiescent Supply
Current
3.6
VI = VCC or GND
2
20
µA
IOLD
Dynamic Output Current
(note 1, 2)
3.6
VOLD = 0.8 V max
36
mA
VOHD = 2 V min
-25
mA
0.9
0.3
V I (* ) =
V IL
I O =-50 µA
IO=-12 mA
1.2
2.9
2.99
(* )
VI =
V IH
0.3
2.58
IOHD
V
1.2
V
V
2.48
2.2
IO=50 µA
0.002
0.1
0.1
IO=12 mA
0
0.36
0.44
IO=24 mA
II
V
2.9
IO=-24 mA
VOL
2.2
0.9
V
0.55
1) Maximum test duration 2ms, one output loaded attime
2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50 Ω.
(*) All outputs loaded.
DYNAMIC SWITCHING CHARACTERISTICS
Symb ol
Parameter
Test Co nditions
Dynamic Low Voltage
Quiet Output (note 1, 2)
3.3
VIHD
Dynamic High Voltage
Input (note 1, 3)
3.3
VILD
Dynamic Low Voltage
Input (note 1, 3)
3.3
VOLV
Min.
-0.8
C L = 50 pF
Un it
o
T A = 25 C
V CC
(V)
VOLP
Valu e
o
-40 to 85 C
T yp.
Max.
0.3
0.8
Min.
Max.
-0.3
2
V
0.8
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n -1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to3.3V. Inputs under test switching: 3.3V to threshold (VILD), 0V to threshold (VIHD).,f=1MHz.
3/8
74LVQ14
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf =3 ns)
Symb ol
Parameter
T est Con ditio n
V CC
(V)
tPLH
tPHL
Propagation Delay Time
tOSLH
tOSHL
Output to Output Skew
Time (note 1, 2)
2.7
3.3(*)
2.7
3.3(*)
Valu e
T A = 25 oC
-40 to 85 o C
Min. T yp. Max. Min. Max.
7.0
16.0
19.0
6.0
0.5
0.5
11.5
1.0
1.0
13.0
1.5
1.5
Un it
ns
ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any twooutputs of the same device switching in the
same direction, either HIGH or LOW
2) Parameter guaranteed by design
(*) Voltage range is 3.3V ± 0.3V
CAPACITIVE CHARACTERISTICS
Symb ol
Parameter
Test Co nditions
C IN
Input Capacitance
3.3
CPD
Power Dissipation
Capacitance (note 1)
3.3
Valu e
o
Un it
o
-40 to 85 C
T A = 25 C
Min. T yp. Max. Min. Max.
V CC
(V)
fIN = 10 MHz
4
pF
29
pF
1) CPD isdefined as the value of the IC’sinternal equivalent capacitance which is calculated fromthe operating current consumption without load. (Referto
Test Circuit).Average operting current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/6(per gate)
4/8
74LVQ14
TEST CIRCUIT
CL = 50 pF or equivalent (includes jigand probe capacitance)
RL = R1 = 500Ω orequivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
5/8
74LVQ14
SO-14 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.2
a2
MAX.
0.003
0.007
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45 (typ.)
D
8.55
8.75
0.336
0.344
E
5.8
6.2
0.228
0.244
e
1.27
e3
0.050
7.62
0.300
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
S
0.68
0.026
8 (max.)
P013G
6/8
74LVQ14
TSSOP14 MECHANICAL DATA
mm
DIM.
MIN.
inch
TYP.
A
MAX.
MIN.
TYP.
MAX.
1.1
0.433
A1
0.05
0.10
0.15
0.002
0.004
0.006
A2
0.85
0.9
0.95
0.335
0.354
0.374
b
0.19
0.30
0.0075
0.0118
c
0.09
0.20
0.0035
0.0079
D
4.9
5
5.1
0.193
0.197
0.201
E
6.25
6.4
6.5
0.246
0.252
0.256
E1
4.3
4.4
4.48
0.169
0.173
0.176
e
0.65 BSC
0.0256 BSC
K
0o
4o
8o
0o
4o
8o
L
0.50
0.60
0.70
0.020
0.024
0.028
A
A2
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
1
7/8
74LVQ14
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
 1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
8/8