AD AD8352

Circuit Note
Devices Connected/Referenced
Circuit Designs Using Analog Devices Products
Apply these product pairings quickly and with confidence.
For more information and/or support call 1-800-AnalogD
(1-800-262-5643) or visit
Ultralow Distortion Differential
RF/IF Amplifier
14-Bit, 105 MSPS/125 MSPS Analog-toDigital Converter
Using the AD8352 as an Ultralow Distortion Differential RF/IF Front End
for High Speed ADCs
input RF/IF frequency from the AD8352, impedance matching
is not required, thereby eliminating the need for this
termination resistor. The output 24 Ω series resistors provide
isolation from the input capacitance of the ADC, and the
optimum value is determined empirically. The 100 MHz FFT
plots shown in Figure 3 and Figure 4 display the performance
results for the differential configuration.
These circuits provide both a single-ended and a differential
configuration for driving high speed ADCs using the AD8352
ultralow distortion differential RF/IF amplifier. The AD8352
provides the gain, isolation, and distortion performance
necessary for efficiently driving high linearity converters, such
as the AD9445. This device also provides balanced outputs
whether driven differentially or single-ended, thereby
maintaining excellent second-order distortion levels.
In the single-ended input configuration shown in Figure 2, the
net input impedance at VIP is RN (200 Ω) plus the external
24.9 Ω balancing resistor, or ~225 Ω. This requires a 64.9 Ω
parallel resistor to provide the input impedance match for a 50 Ω
source. If input reflections are minimal, this impedance match is
not required. The 200 Ω resistor (RN) is required to balance the
output voltages to minimize second-order distortion.
Figure 1 and Figure 2 illustrate two front-end circuits for
driving the AD9445 14-bit ADC at 105 MSPS. Figure 1
provides a differential input configuration, while Figure 2
provides a single-ended input configuration.
The single-ended configuration provides −3 dB bandwidths
similar to input differential drive and shows little or no
degradation in overall third-order harmonic performance. The
single-ended, third-order distortion levels are similar to the
In the differential configuration shown in Figure 1, the input
49.9 Ω resistor provides a differential input impedance to the
50 Ω RF/IF source. When the driver is located less than
approximately one eighth of the wavelength of the maximum
8, 13
0.1µF 24Ω
10 0.1µF 24Ω
6, 7, 9, 12
Figure 1. Differential Input to the AD8352 Driving the AD9445 14-Bit, 105 MSPS/125 MSPS ADC
(Simplified Schematic, All Connections Not Shown)
Rev. A
“Circuits from the Lab” from Analog Devices have been designed and built by Analog Devices
engineers. Standard engineering practices have been employed in the design and construction of
each circuit, and their function and performance have been tested and verified in a lab environment
at room temperature. However, you are solely responsible for testing the circuit and determining its
suitability and applicability for your use and application. Accordingly, in no event shall Analog
Devices be liable for direct, indirect, special, incidental, consequential or punitive damages due to
any cause whatsoever connected to the use of any“Circuit from the Lab”. (Continued on last page)
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113 ©2008–2009 Analog Devices, Inc. All rights reserved.
Circuit Note
VOP 0.1µF 33Ω
VON 0.1µF
Figure 2. Single-Ended Input to the AD8352 Driving the AD9445 ADC
(Simplified Schematic, All Connections Not Shown)
differential FFT plots in Figure 3 and Figure 4. The singleended circuit avoids the use of a transformer or balun in
front of the amplifier while still maintaining excellent
distortion up to approximately 100 MHz. However, at
frequencies above approximately 100 MHz, second-order
distortion increases when the AD8352 is driven single-ended
due to phase-related errors.
SNR = 67.26dBc
SFDR = 83.18dBc
NOISE FLOOR = –110.5dB
FUND = –1.074dBFS
SECOND = –83.14dBc
THIRD = –85.39dBc
Excellent layout, grounding, and decoupling techniques must be
utilized in order to achieve the desired performance from the
circuits discussed in this note. As a minimum, a 4-layer PCB
should be used with one ground plane layer, one power plane
layer, and two signal layers.
All IC power pins must be decoupled to the ground plane
with low inductance multilayer ceramic capacitors (MLCC)
of 0.01 µF to 0.1 µF (this is not shown in the diagrams for
simplicity). Follow the recommendations on the individual
data sheets for the ICs.
5.25 10.50 15.75 21.00 26.25 31.50 36.75 42.00 47.25 52.50
Figure 3. Single Tone Distortion, AD8352 Driving AD9445, Sampling Clock = 105 MSPS,
Analog Input Frequency = 100 MHz, AV = 10 dB. See Figure 1.
In both configurations, RG is the gain setting resistor for the
AD8352, with the RD and CD components providing
distortion cancellation. The AD9445 differential input
impedance is approximately 2 kΩ in parallel with 5 pF and
requires a 2.0 V p-p differential signal (VREF = 1 V) between
V IN+ and VIN− for a full-scale input signal.
The output of the amplifier is ac-coupled to allow for an
optimum common-mode voltage at the ADC input. The
common-mode voltage at the input of the AD9445 is set to
3.5 V by an internal network. Input ac-coupling can be
required if the source also requires a common-mode voltage
that is outside the optimum range of the AD8352. A VCM
common-mode pin is provided on the AD8352 that equally
shifts both input and output common-mode levels. Increasing
the gain of the AD8352 increases the system noise and, thus,
decreases the SNR (3.5 dB at 100 MHz input for AV = 10 dB) of
The product evaluation boards should be consulted for
recommended layout and critical component placement. They
can be accessed through the main product pages for the devices
or their data sheets.
SNR = 61.98dBc
NOISE FLOOR = –111.2dB
FUND1 = –7.072dBFS
FUND2 = –7.043dBFS
IMD (2F2-F1) = –89dBc
IMD (2F1-F2) = –88dBc
5.25 10.50 15.75 21.00 26.25 31.50 36.75 42.00 47.25 52.50
the AD9445 when no filtering is used. However, it should be
noted that amplifier gains from 3 dB to 18 dB, with proper
selection of CD and RD, do not appreciably affect distortion
levels. These circuits, when configured properly, can result in
SFDR performance of better than 87 dBc at 70 MHz and 82 dBc
at 180 MHz input. Single-ended drive, with appropriate CD and
RD, gives similar results for SFDR and third-order intermodulation
levels as shown in these figures.
Figure 4. Two Tone Intermodulation Distortion, AD8352 Driving AD9445,
Sampling Clock = 105 MSPS, Analog Input Frequency = 98 MHz and
101 MHz, AV = 10 dB. See Figure 1.
Rev. A | Page 2 of 3
Circuit Note
Placing antialiasing filters between the ADC and the amplifier
is a common approach for improving overall noise and
broadband distortion performance for both band-pass and lowpass applications. For high frequency filtering, matching to the
filter is required. The AD8352 maintains a 100 Ω output
impedance well beyond most applications and is well-suited
to drive most filter configurations with little or no
degradation in distortion.
The AD8352 low distortion differential amplifier can be
replaced by the high IP3, low noise figure AD8375 variable gain
amplifier (VGA). The AD8375 is a digitally controlled, variable
gain, wide bandwidth amplifier that provides precise gain
control across a broad 24 dB gain range, with 1 dB resolution.
The AD8376 is a dual version of the AD8375. (See Circuit Note
CN-0002, Using the AD8376 VGA to Drive Wide Bandwidth
ADCs for High IF AC-Coupled Applications.)
MT-073 Tutorial, High Speed Variable Gain Amplifiers (VGAs).
Analog Devices.
MT-075 Tutorial, Differential Drivers for High Speed ADCs
Overview. Analog Devices.
MT-101 Tutorial, Decoupling Techniques. Analog Devices.
Data Sheets
AD8352 Data Sheet.
AD8375 Data Sheet.
AD8376 Data Sheet.
AD9445 Data Sheet.
AD9445 Evaluation Board.
High Speed ADC Evaluation Kits and Evaluation Boards.
8/09—Rev. 0 to Rev. A
CN-0002 Circuit Note, Using the AD8376 VGA to Drive Wide
Bandwidth ADCs for High IF AC-Coupled Applications.
Analog Devices.
Updated Format ................................................................. Universal
10/08—Revision 0: Initial Version
MT-031 Tutorial, Grounding Data Converters and Solving the
Mystery of AGND and DGND. Analog Devices.
(Continued from first page) "Circuits from the Lab" are intended only for use with Analog Devices products and are the intellectual property of Analog Devices or its licensors. While you may
use the "Circuits from the Lab" in the design of your product, no other license is granted by implication or otherwise under any patents or other intellectual property by application or use of
the "Circuits from the Lab". Information furnished by Analog Devices is believed to be accurate and reliable. However, "Circuits from the Lab" are supplied "as is" and without warranties of any
kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability, noninfringement or fitness for a particular purpose and no responsibility is assumed
by Analog Devices for their use, nor for any infringements of patents or other rights of third parties that may result from their use. Analog Devices reserves the right to change any "Circuits
from the Lab" at any time without notice, but is under no obligation to do so. Trademarks and registered trademarks are the property of their respective owners.
©2008–2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
Rev. A | Page 3 of 3