DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 3 Phase Motor Driver-IC for Automotive Safety Applications Check for Samples: DRV3201-Q1 FEATURES APPLICATIONS • • • • • • • • • • • • • • • • • • • • • The bridge driver is dedicated to automotive 3 phase brushless DC motor control including safety relevant applications. It provides six dedicated drivers for normal level N-Channel MOSFET transistors. The driver capability is designed to handle gate charges of 250 nC, and the driver source/sink currents are programmable for easy output slope adjustment. The device also incorporates sophisticated diagnosis, protection and monitoring features through an SPI interface. A boost converter with integrated FET provides the overdrive voltage, allowing full control on the power-stages even for low battery voltage down to 4.75 V. Battery Voltage Boost Converter B_EN Controller 3 × Phase Comp GNDLS_B PHxC ERR SPI RSTN EN Control Logic and Safety / Diagnostic 3 Phase Gate Driver 3 × PowerStage GHSx SHSx IHSx, ILSx DRVOFF VCC5 BLDC Motor GLSx VCC3 Internal Supply RI Shift Buffer SLSx x = 1..3 ADREF RO 2 × 2nd Current Sense Amp 2 × 1st Current Sense Amp IPy O3,4 2 × Current Shunt INy y = 1..2 Figure 1. Typical Application Diagram 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments. PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. Copyright © 2012, Texas Instruments Incorporated PRODUCT PREVIEW • DESCRIPTION BOOST • • Automotive Safety Critical Motor-Control Applications – Electrical Power Steering (EPS, EHPS) – Electrical Brake/Brake Assist – Transmission – Oil-Pump Industrial Safety Critical Motor-Control Applications O1,2 • Qualified for Automotive Applications AEC-Q100 Qualified 3 Phase Bridge Driver for Motor Control Drives 6 Separate N-Channel Power MOSFETs up to 250 nC Gate Charge Programmable 140 mA–1 A Gate Current Drive (Source/Sink) for Easy Output Slope Adjustment –7 V to 40 V Compliance on All FET Driver Pins to Handle Inductive Under/Overshooting Separate Control Input for Each Power MOSFET PWM Frequency up to 30 kHz Supports 100% Duty Cycle Operation Operating Voltage: 4.75 to 30 V Proper Low Supply Voltage Operation Due to Integrated Boost Converter for Gate-Driver Voltage Generation Logic Functional Down to 3 V Short Circuit Protection With VDS-Monitoring and Adjustable Detection Level Two Integrated High Accuracy Current Sense Amplifiers With Two Gain-Programmable Second Stage for Higher Resolution at Low Load Current Operation Over and Undervoltage Protection Shoot Through Protection With Programmable Dead Time Three Real Time Phase Comparators Over Temperature Warning and Shut Down Sophisticated Failure Detection and Handling Through SPI Interface Reverse Battery Protection Down to –4 V (With Series Protection Resistance) Sleep Mode Function Reset and Enable Function Package: 64-pin HTQFP PowerPAD™ SW 2 VS 1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. THERMAL INFORMATION DRV3201 THERMAL METRIC (1) HTQFP UNIT PAP - 64 PINS θJA Junction-to-ambient thermal resistance 21.6 θJCtop Junction-to-case (top) thermal resistance 10.9 θJB Junction-to-board thermal resistance 4.5 ψJT Junction-to-top characterization parameter 0.1 ψJB Junction-to-board characterization parameter 4.4 θJCbot Junction-to-case (bottom) thermal resistance 0.3 (1) °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. PRODUCT PREVIEW 2 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 ABSOLUTE MAXIMUM RATINGS (1) (2) over operating temperature TJ = –40°C to 150°C VS, VSH VS, VSH PARAMETER CONDITIONS DC Supply voltage, transient 1s VALUE UNIT MIN MAX VS, negative voltages with minimum serial resistor 5 Ω –5 38 V VS, negative voltages with external protection NMOS –14 38 V VS, negative voltages with minimum serial resistor 5 Ω –5 42 V VS, negative voltages with external protection NMOS driven by device internal circuit –14 42 V GHSx Gate high-side voltage –7 47 V SHSx Source high-side voltage –7 42 V GHSx-SHSx Gate-source high-side voltage difference –0.3 15 V GLSx Gate low-side voltage –7 20 V SLSx Source low-side voltage GLSx-SLSx Gate-source low-side voltage difference BOOST, SW INx, IPx INx, IPx clamping current Current sense input current Ox External driven, internal limited (see IBOOST in RECOMMENDED OPERATING CONDITIONS) –7 7 V –0.3 15 V Boost converter –0.3 60 V Current sense Input voltage –0.3 42 V –5 5 mA Current sense output voltage –0.3 ADREF +0.3 V –10 10 mA Analog input voltage –0.3 8 V ILSx,IHSx, EN, Digital input voltage DRVOFF, SCLK, NCS, SDI, RSTN, CSM, B_EN –0.3 18 V SCTH Analog input voltage –0.3 18 V GNDA, GNDL, GNDLS_B, PGND, NC Difference one GND or NC to any other GND or NC –0.3 0.3 V TJ Operating virtual junction temperature range –40 150 °C TS Storage temperature range –40 165 °C TLEAD Lead temperature (soldering, 10 s) 260 °C ESD all pins (3) ESD performance of all pins to any other pin HBM model –2 2 kV ESD pin SHSx (3) ESD performance of SHSx to SHSx and GND HBM model –4 4 kV ESD all pins (3) ESD performance of all pins to any other pin CDM model –500 500 V SRSHS Maximum slew rate of SHSx pins –150 150 V/µs ERR, SDO, PHxC, RO Analog/digital output voltages –0.3 8 V ERR, SDO, PHxC, RO Forced input/output current –10 10 mA TEST, AMUX, NC Unused pins. Connect to GND –0.3 0.3 V External driven, internal limited (see IBOOST,sw in RECOMMENDED OPERATING CONDITIONS) Clamping current Ox forced input current VDDIO, ADREF (1) (2) (3) PRODUCT PREVIEW SYMBOL Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to network ground terminal, unless otherwise specified. ESD testing is performed according to AEC-Q100 standard. 3 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com ABSOLUTE MAXIMUM RATINGS(1)(2) (continued) over operating temperature TJ = –40°C to 150°C SYMBOL PARAMETER CONDITIONS VALUE UNIT MIN MAX RI Analog input voltage –0.3 18 VCC5 Internal supply voltage –0.3 8 V I_VCC5 Short-to-ground current 40 mA VCC3 Internal supply voltage VCC3 Short-to-ground current Internal current limit –0.3 Limited by VCC5 V 3.6 V 40 mA RECOMMENDED OPERATING CONDITIONS over operating temperature TJ = -40°C to 150°C (unless otherwise noted) MIN Supply voltage, normal voltage operation, VS Full device functionality Supply voltage, logic operation, VSLO Logic functional (during battery cranking after coming from full device functionality) Supply voltage for digital IOs, VDDIO MAX UNIT 4.75 NOM 30 V 3 40 V PRODUCT PREVIEW 1.72 5.5 V Duty cycle of bridge drivers, D 0 100 % PWM switching frequency, fPWM 0 30 kHz VS quiescent current normal operation (boost converter enabled, drivers not switching), IVSn Typically 65 mA (boost converter enabled), see Figure 13 and Figure 14. 90 mA BOOST pin quiescent current normal operation (drivers not switching), IBOOST Typically 15 mA 20 mA BOOST pin additional load current due to switching gate-drivers, IBOOST,sw Without external power FETS (pure internal switching current, 30 kHz all gate-drivers switching at the same time) 3 mA VS quiescent current shut down (EN = low; sleep mode), IVSq VS = 14 V, no operation, TJ < 85°C total leakage current on all supply connected pins 30 µA –40 150 °C Junction temperature, TJ Operating ambient free-air temperature, TA With proper thermal connection Current sense input voltage range, VINx,VIPx Relative to GNDA Clamping voltage for current sense amplifier outputs O 1/ 2/ 3/ 4, ADREF –40 125 °C –0.14 1.6 V 0.7 5 V 3.3 V Internal supply voltage, VCC3 VS > 3 V, external load current < 100 µA. Decoupling capacitance is typically 4.7 nF. VCC3 output current, I_VCC3 Intended for MCU ADC input 0 100 µA VCC3 decoupling capacitance, C_VCC3 Typically 4.7 nF 1 10 nF Internal supply voltage, VCC5 VS > 6 V, external load current < 100 µA. Decoupling capacitance is typically 4.7 nF. 4.5 5.5 V VCC5 output current, I_VCC5 Intended for MCU ADC input 0 100 µA VCC5 decoupling capacitance, C_VCC5 Typically 4.7 nF 1 10 nF (1) 2.1 (1) Lower limit of functional range dependent of internal PowerOnReset level for internal digital logic. It is specified by VS > 3 V the internal digital logic is operational and not put into PowerOnReset. 4 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 ELECTRICAL CHARACTERISTICS over operating temperature TJ = –40°C to 150°C and recommended operating conditions, VS = 4.75 to 30 V, fPWM< 30 kHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT –1 0 1 mV –1 0 1 mV 10 µA Current Sense Amplifier First Stages Voff1/2 Initial input offset of amplifiers at TJ = 25°C Voff1/2_d Temperature and aging offset Ileak,INxIPx Input leakage current INx, IPx –0.3 V < INx, IPx < 1V pin-to-pin and pin-toground Go1/2 DC open loop gain Specified by design 80 VO1/2_N Nominal output voltage range Normal voltage operation, VS ≥ 6 V, ADREF = 5 V; 0.5 mA load current 0.5 4.5 V VO1/2_L Output voltage range during low voltage operation Low voltage operation, 4.75 V ≤ VS ≤ 6 V, ADREF = 5 V; 0.5 mA load current 0.5 4 V GBP1/2 Gain bandwidth product (GBP) 0.5 V ≤ O1/2 ≤ 4.5 V Specified by design SR1/2 Slew rate 0.5 V ≤ O1/2 ≤ 4.5 V, cap load = 25 pF PSRR1/2 Power supply rejection ratio VS to O1/2. Decoupling capacitance is typically 4.7 nF on VCC5 and VCC3. 80 dB CMRR1/2 Common mode rejection ratio IN1/2 or IP1/2 to O1/2 80 dB –10 dB 5 MHz V/µs PRODUCT PREVIEW 2.9 Current Sense Amplifier Second Stages Voff3/4 Initial input offset of amplifiers at TJ = 25 °C –3 0 –3 0 3 mV Voff3/4_d Temperature and aging offset VO3/4_N Nominal output voltage range Normal voltage operation, VS ≥ 6 V, ADREF = 5 V; 0.5 mA load current 0.5 3 mV 4.5 V VO3/4_L Output voltage range during low voltage operation Low voltage operation, 4.75 V ≤ VS ≤ 6 V, ADREF = 5 V; 0.5 mA load current 0.5 4 V GBP3/4 Gain bandwidth product (GBP) 0.5 V ≤ O3/4 ≤ 4.5 V, gain = 8 Specified by design SR3/4 Slew rate 0.5 V ≤ O3/4 ≤ 4.5 V, cap load = 25 pF G1 Gain1 1.98 2 2.02 V/V G2 Gain2 3.96 4 4.04 V/V G3 Gain3 5.94 6 6.06 V/V G4 Gain4 7.82 8 8.08 V/V PSRR3/4 Power supply rejection ratio 5 MHz 2.9 VS to O3/4 decoupling capacitance is typically 4.7 nF on VCC5 and VCC3. V/µs 80 dB Shift Buffer VRI Shift input voltage range 0.1 2.6 V VRO Shift output voltage range 0.1 2.6 V VRoffset Shift voltage offset –5 5 mV IRO Shift output current capability –5 5 mA Ileak,RI Input leakage current RI pin-to-ground 5 µA Voxm Maximum DC voltage of O1/2/3/4 relative to ADREF ADREF = 3.3/ 5 V; Ox-ADREF 0.25 V Voxos Overshoot of O1/2/3/4 over ADREF Ox-ADREF; for < 1 µs; never higher than 5 V over GND Specified by design 1.2 V IADREF Bias current for voltage clamping circuit 100 µA 0.2 V ADREF –0.1 0.03 Gate-Driver VGS,low Gate-source voltage low high/lowside driver Active pulldown, Iload = –2 mA 0 5 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com ELECTRICAL CHARACTERISTICS (continued) over operating temperature TJ = –40°C to 150°C and recommended operating conditions, VS = 4.75 to 30 V, fPWM< 30 kHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX 500 UNIT PRODUCT PREVIEW RGSp Passive gate-source resistance kΩ RGSsa Semi-active gate-source resistance In sleep mode, Vgs > 2 V RGSa2 Active gate-source resistance Vgs < 1 V, gate driven low by gate-driver, Regyx = 100 2.3 Ω RGSa1 Active gate-source resistance Vgs < 1 V, gate driven low by gate-driver, Regyx = 010 4.5 Ω RGSa0 Active gate-source resistance Vgs < 1 V, gate driven low by gate-driver, Regyx = 001 9 Ω VGS,HS,high high-side output voltage Iload = –2 mA 9 12.8 V VGS,LS,high low-side output voltage Iload = –2 mA 9 12.8 V IGC2C Gate charge current high/low-side driver 2 VGLS-VSLS = 2 V - 5 V, Regyx = 100, if not disabled in CFG1 0.46 0.57 0.69 A IGC1C Gate charge current high/low-side driver 1 VGLS-VSLS = 2 V - 5 V, Regyx = 010, if not disabled in CFG1 0.23 0.29 0.34 A IGC0C Gate charge current high/low-side driver 0 VGLS-VSLS = 2 V - 5 V, Regyx = 001, if not disabled in CFG1 0.11 0.14 0.17 A IGD2D Gate discharge current high/lowside driver 2 VGLS-VSLS = 2 V - 5 V, Regyx = 100, if not disabled in CFG1 0.46 0.57 0.69 A IGD1D Gate discharge current high/lowside driver 1 VGLS-VSLS = 2 V - 5 V, Regyx = 010, if not disabled in CFG1 0.23 0.29 0.34 A IGD0D Gate discharge current high/lowside driver 0 VGLS-VSLS = 2 V - 5 V, Regyx = 001, if not disabled in CFG1 0.11 0.14 0.17 A tDon Propagation on delay time After ILx/IHx rising edge tDondif Propagation on delay time difference tDoff Propagation off delay time tDoffdiff Propagation off delay time difference 50 ns TDon_Doff_diff Difference between propagation on delay time and propagation off delay time 15 ns tDRVoff Propagation off (DRVOFF) delay time After rising edge on DRVOFF tENoff Propagation off (EN) deglitching time After falling edge on EN tSD Time until device enters shutdown After falling edge on EN tRSTNoff Propagation off (RSTN) delay time After falling edge on RSTN Adt Accuracy of dead time If not disabled in CFG1 -15 14 7 kΩ 200 ns 50 After ILx/IHx falling edge 200 ns ns 200 ns 6 µs 20 35 200 µs ns 15 % 16 V Boost Converter VBOOST Boost output voltage BOOST-VS voltage IBOOST Output current capability For device internal use only fBOOST Switching frequency BOOST-VS > VBOOSTUV VBOOSTUV Undervoltage shutdown Level BOOST-VS voltage 11 11.9 V tBCSD Filter time for undervoltage shutdown 5 6 µs VGNDLS_B,off Voltage at GNDLS_B pin at which boost FET switches off due to current limit 80 120 mV tSW,off Delay of the GNDLS_B current limit comparator 20 ns ISW,fail Internal second level current limit 1100 mA (1) 15 40 (1) mA 2.5 480 100 MHz During startup when BOOST-VS < VBOOSTUV , fBOOST is typically 1.25 MHz. 6 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 ELECTRICAL CHARACTERISTICS (continued) over operating temperature TJ = –40°C to 150°C and recommended operating conditions, VS = 4.75 to 30 V, fPWM< 30 kHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 0.9 V Digital Inputs INL Input low threshold All digital inputs: EN, RSTN, B_EN, NCS, DRVOFF, ILSx, IHSx, CSM, SDI INH Input high threshold All digital inputs: EN, RSTN, B_EN, NCS, DRVOFF, ILSx, IHSx, CSM, SDI 2 Inhys Input hysteresis All digital inputs: EN, RSTN, B_EN, NCS, DRVOFF, ILSx, IHSx, CSM, SDI 0.3 0.4 0.78 V Rpd,EN Input pull down resistor at EN pin EN 170 200 300 kΩ tdeg,ENon Power-up time after EN pin high from sleep mode to active mode After rising edge on EN, time until logic out-ofreset TBD Ms Rpullup Input pull up resistance RSTN, B_EN, NCS, DRVOFF 100 140 200 kΩ Rpulldown Input pull down resistance ILSx, IHSx, CSM, SDI 100 140 200 kΩ V Digital Outputs Output high voltage OL Output low voltage All digital outputs: ERR, SDO, PHxC I = ±2 mA; VDDIO in functional range (2) VDDIO –0.2 V 0.2 V 2.5 V 100 mV PRODUCT PREVIEW OH VDS Monitoring VSCTH VDS short circuit threshold input range Avds Accuracy of VDS monitoring tVDS Detection filter time If not disabled in CFG1 0 -100 Only rising edge of VDS comparators are filtered 5 µs °C THERMAL SHUTDOWN Tmsd0 Thermal recovery 140 150 Tmsd1 Thermal warning Specified by characterization 160 170 Tmsd2 Thermal global reset 175 190 Thmsd Thermal shutdown hysteresis tTSD Thermal warning filter time 40 45 50 µs tTSD Thermal shutdown filter time 40 45 50 µs °C 205 40 °C °C Phase Comparator VPCHth Phase comparator high threshold 0.7*VSH 0.8*V SH VPCLth Phase comparator low threshold 0.2*VSH 0.3*V SH tDHL Delay time high–low Cout = 50 pF 30 tDLH Delay time low–high Cout = 50 pF 30 tD,match Matching between two channels RVSH Resistance of internal voltage divider to ground ns ns 50 ns 170 330 kΩ V VS Monitoring VVS,OV Overvoltage shutdown level VVS,UV Undervoltage shutdown level tVS,SHD Filter time for voltage shutdown If not disabled in CFG1 30 30.5 4.5 4.75 V 5 6 µs 4 (3) MHz Serial Peripheral Interface Timing fSPI SPI clock (SCLK) frequency TSPI SPI clock period 250 ns thigh High time: SCLK logic high duration 90 ns tlow Low time: SCLK logic low duration 90 ns (2) (3) All digital outputs have a push-pull output stage between VDDIO and ground. MAX SPI clock tolerance is ± 10%. 7 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com ELECTRICAL CHARACTERISTICS (continued) over operating temperature TJ = –40°C to 150°C and recommended operating conditions, VS = 4.75 to 30 V, fPWM< 30 kHz (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX 90 UNIT tsMCUs Setup time NCS: time between falling edge of NCS and rising edge of SCLK ns td1 Delay time: time delay from falling edge of NCS to data valid at SDO 60 ns tsusi Setup time at SDI: setup time of SDI before the rising edge of SCLK 30 ns td2 Delay time: time delay from falling edge of SCLK to data valid at SDO 0 30 ns thcs Hold time: time between the falling edge of SCLK and rising edge of NCS 45 thlcs SPI transfer inactive time: time between two transfers 250 ttri 3-state delay time: time between rising edge of NCS and SDO in 3-state ns ns 15 ns NCS tthlcst tthcst ttsucst PRODUCT PREVIEW SCLK tthight ttsucst ttlowt SDI tsusi tsusi SDO td1 td2 ttri td1 Figure 2. SPI Timing Parameters 8 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 PIN FUNCTIONS IN2 IP2 GNDA RO RI IP1 O1 IN1 GNDA VDDIO IHS3 ILS3 IHS2 ILS2 IHS1 ILS1 PAP Package (Top View) VSH 1 48 O2 SLS3 2 47 O3 GLS3 3 46 O4 SHS3 4 45 GNDL GHS3 5 44 ADREF PGND 6 43 AMUX (GND) SLS2 7 42 VCC3 GLS2 8 41 TEST (GND) SHS2 9 GHS2 DRV3201 40 VCC5 10 39 GNDA GNDA 11 38 ERR SCTH 12 37 RSTN SLS1 13 36 EN GLS1 14 35 CSM SHS1 15 34 B_EN GHS1 16 33 NC PRODUCT PREVIEW 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 NC GNDLS_B SW BOOST VS GNDA SDO SDI NCS GNDL SCLK DRVOFF GNDA PH3C PH2C PH1C 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Figure 3. Pin Assignment (HTQFP-64 Package) PIN FUNCTIONS TYPE (1) PIN NAME DESCRIPTION NO. VSH 1 HVI_A Sense high-side, sensing VS connection of the external power MOSFETs for VDS monitoring. SLS3 2 PWR Source low-side 3, connected to external power MOSFET for gate discharge and VDS monitoring. GLS3 3 PWR Gate low-side 3, connected to gate of external power MOSFET. SHS3 4 PWR Source high-side 3, connected to external power MOSFET for gate discharge and VDS monitoring. GHS3 5 PWR Gate high-side 3, connected to gate of external power MOSFET. PGND 6 GND Sense low-side (ground), sensing ground connection of the external power MOSFETs for phase comparators. SLS2 7 PWR Source low-side 2, connected to external power MOSFET for gate discharge and VDS monitoring. GLS2 8 PWR Gate low-side 2, connected to gate of external power MOSFET. SHS2 9 PWR Source high-side 2, connected to external power MOSFET gate discharge and VDS monitoring. GHS2 10 PWR Gate high-side 2, connected to gate of external power MOSFET. (1) Description of pin type: GND = Ground, HVI_A = High-Voltage Input Analog, HVI_D = High-Voltage Input Digital, LVI_A = Low-Voltage Input Analog, LVO_A = Low-Voltage Output Analog, LVO_D = Low-Voltage Output Digital, NC = NoConnect, PWR = Power Output, Supply = Supply Input. 9 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com PIN FUNCTIONS (continued) PIN NAME TYPE (1) DESCRIPTION NO. PRODUCT PREVIEW GNDA 11 GND SCTH 12 HVI_A Analog ground Short circuit threshold, reference input voltage for VDS monitoring. SLS1 13 PWR Source low-side 1, connected to external power MOSFET for gate discharge and VDS monitoring. GLS1 14 PWR Gate low-side 1, connected to gate of external power MOSFET. SHS1 15 PWR Source high-side 1, connected to external power MOS transistor for gate discharge and VDS monitoring. GHS1 16 PWR Gate high-side 1, connected to gate of external power MOS transistor. PH1C 17 LVO_D Phase comparator output1 PH2C 18 LVO_D Phase comparator output2 PH3C 19 LVO_D Phase comparator output3 GNDA 20 GND DRVOFF 21 HVI_D Driver OFF (high active), secondary bridge driver disable SCLK 22 HVI_D SPI clock GNDL 23 GND NCS 24 HVI_D SPI chip select SDI 25 HVI_D SPI data input SDO 26 LVO_D SPI data output GNDA 27 GND Analog ground VS 28 Supply Power supply voltage BOOST 29 Supply Boost output voltage, used as supply for the gate-drivers. SW 30 PWR Boost converter switching node connected to external coil and external diode. GNDLS_B 31 GND Boost GND to set current limit. Boost switching current goes through this pin via exterior resistor to GND. NC 32 NC NC pin, connected to GND during normal application. NC 33 NC NC pin, connected to GND during normal application. B_EN 34 HVI_D Boost enable. Enable boost operation or disable during e.g. sensitive measurement. CSM 35 HVI_D Configurable safety mode (high active), defines the level of safety. EN 36 HVI_D Enable (high active) of the device RSTN 37 HVI_D Reset (low active) ERR 38 LVO_D Error (low active). Error pin to indicate detected error. GNDA 39 GND VCC5 40 LVO_A VCC5 regulator, for internal use only. Recommended external decoupling capacitance: 4.7 nF. External load < 100 µA TEST 41 HVI_A TEST mode input, connected to GND during normal application. VCC3 42 LVO_A VCC3 regulator, for internal use only. Recommended external decoupling capacitance: 4.7 nF. External load < 100 µA AMUX (GND) 43 LVO_A Analog TEST output MUX, connected to GND during normal application. ADREF 44 LVI_A ADC reference of MCU, used as maximum voltage clamp for O1-O4. GNDL 45 GND Logic ground O4 46 LVO_A Output second stage current sense amplifier 2 O3 47 LVO_A Output second stage current sense amplifier 1 O2 48 LVO_AO IN2 49 HVI_A Current sense input N 2 IP2 50 HVI_A Current sense input P 2 GNDA 51 GND RO 52 LVO_A Current sense reference output for the shift voltage. RI 53 HVI_A Current sense reference input for the shift voltage. Analog ground Logic ground Ground analog Output first stage current sense amplifier 2 Ground analog 10 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 PIN FUNCTIONS (continued) PIN NAME TYPE (1) DESCRIPTION NO. IP1 54 HVI_A Current sense input P 1 O1 55 LVO_A Output first stage current sense amplifier 1 IN1 56 HVI_A Current sense input N 1 GNDA 57 GND VDDIO 58 Supply IO supply voltage, defines the interface voltage of digital I/O e.g. SPI. IHS3 59 HVI_D Input HS 3, digit input to drive the HS3 ILS3 60 HVI_D Input LS 3, digit input to drive the LS3 IHS2 61 HVI_D Input HS 2, digit input to drive the HS2 ILS2 62 HVI_D Input LS 2, digit input to drive the LS2 IHS1 63 HVI_D Input HS 1, digit input to drive the HS1 ILS1 64 HVI_D Input LS 1, digit input to drive the LS1 PRODUCT PREVIEW Ground analog 11 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com FUNCTIONAL BLOCK DIAGRAM 5 BOOST Battery Voltage VS SW 22 H 1 F B_EN Controller GNDLS_B 330m 3 × Phase Comp PHxC PGND SCTH VSH Safety / Diagnostic ERR CSM PRODUCT PREVIEW VDDIO RSTN EN NCS SCLK SDI SDO - Overtemp - Overvoltage - Undervoltage - Clock Monitoring - Overtemperature Detection - Short Circuit - Shoot Through Protection - VDS Monitoring - Dead Time Control 6 × VDS Monitor 3 Phase Gate Driver 3 × PowerStage GHSx SHSx Level Shift BLDC Motor GLSx Control Logic SLSx - Progr. Gate Current - Progr. Gain - Sleep Mode Control x = 1..3 IHSx, ILSx DRVOFF 2 × Current Shunt RO VCC5 VCC3 IPy Bandgap, Bias, Oscillator 15k 1k 15k 1k INy 4.7nF PGND O1,2 GNDL O3,4 ADREF RI Ext. Reference voltage (VCC5 or VCC3 can not be used for this) GNDA Clamp 4.7nF y = 1..2 Power Supply Bridge Driver Reference/Bias Digital Safety Figure 4. DRV3201-Q1 Functional Block Diagram 12 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 DETAILED DESCRIPTION The DRV3201-Q1 is designed to control 3 phase brushless DC motors in automotive applications using pulse width modulation. Three high-side and three low-side gate-drivers can be switched individually with low propagation delay. The input logic prevents simultaneous activation of high and low-side driver of the same channel. A configuration and status register can be accessed through the SPI communication interface. SUPPLY CONCEPT The battery voltage functional operation range for the DRV3201-Q1 is between 4.75 V and 30 V. The DRV3201Q1 operates with either 3.3 V or 5 V MCUs, which can be achieved by connecting the IO voltage of the MCU to the VDD_IO pin of the DRV3201-Q1, and by connecting the ADC reference voltage of the MCU to the ADREF pin of the DRV3201-Q1. All digital outputs are related to VDDIO, and all analog outputs are related (clamped) to ADREF. All digital inputs are related to the internal supply VCC3, except the EN pin. The gate-drivers for the external power FETs operate down to 4.75 V battery voltage. For supply voltage falling below 4.75 V, the gates of the external FETs are pulled down actively. For supply voltage below 3 V, these gates are pulled down semiactively. The minimum start-up battery voltage for the gate-drivers and the internal logic is 4.75 V. The VCC5 is an internal supply for the current sense amplifiers and other internal analog circuitry. The VCC5 pin needs to be externally decoupled with a typical 4.7 nF capacitance. The VCC5 has an internal current limit to avoid any internal damage due to an external short-to-ground on the VCC5 pin. The VCC3 is an internal supply for the internal logic. The VCC3 pin needs to be externally decoupled with a typical 4.7 nF capacitance. Since the VCC3 is supplied from the VCC5 regulator, its output is current limited by the VCC5 current limit so any internal damage is avoided in case of an external short-to-ground on the VCC3 pin. In case of a short-to-ground on either the VCC5 pin or the VCC3 pin, the internal logic is put in reset, which is detectable by the MCU because of disabled SPI communication. In this situation it is strongly recommended that the MCU takes necessary action to bring down the EN pin and shut off the DRV3201-Q1 to avoid VCC5 and/or VCC3 overloading for too long. Boost Converter The boost converter is configured to supply an add-on voltage to the supply voltage. The boost converter requires an external inductance, capacitor, Schottky-diode, and a series resistance in its ground for current sensing. Both the high-side and the low-side gate-drivers are supplied from the boost converter. This allows the DRV3201-Q1 to achieve full-range gate-source driving voltage for all external power FETs even at battery voltage down to 4.75 V. The boost converter has a separate B_EN pin to enable/disable. When the device is put in sleep mode, the boost converter cannot be enabled. Sleep Mode/Active Mode The EN (Enable) pin puts the device into sleep mode. At the falling edge on the EN pin, after a typical 6 µs deglitch time, the gates of the external power FETs are actively pulled low by the gate-drivers. Afterwards (min 20 µs, max 35 µs later) the internal supplies VCC5, VCC3, the boost converter, and the current sense amplifiers are switched off and the gates of the external power FETs are pulled low with a semi-active pulldown resistor (see Semi-Active Pull-Down Resistor). The internal logic is put in reset state, and all internal registers are cleared. No diagnostic information is available during sleep mode. A rising edge on the EN pin puts the device in active mode after TBD power-up time. In active mode, the supplies VCC5 and VCC3 are present, and the boost converter can be enabled or disabled with the B_EN pin. Since all internal registers are cleared in sleep mode, the MCU must program the DRV3201-Q1 in the desired settings after each wake-up from sleep mode to active mode. 13 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW Coming from full functional battery voltage range (i.e. between 4.7 V and 30 V) the internal logic, including the SPI interface, operates even during battery voltage drops down to 3 V. When the battery drops below 3 V, the DRV3201-Q1 triggers a complete internal reset, clearing all internal status bits and registers. Also, the SPI communication to the MCU is disabled when the DRV3201-Q1 logic is put in reset. DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com DIGITAL INPUT/OUTPUT PINS All digital input pins (marked HVI_D in terminal function table), except the EN pin, have a threshold voltage related to the internal VCC3 supply. Therefore, the state of these input pins is effective regardless of whether the VDDIO level is out of limits. These digital input pins have a fail-safe ESD structure with only a reverse diode path to ground, and no reverse diode path to any supply voltage. Depending on the function, these input pins have an internal passive pulldown or pullup. All digital output pins (marked LVO_D) have a push-pull stage between VDDIO and ground. Therefore, the logic high-levels are related to VDDIO. RESET The DRV3201-Q1 can be reset by switching the RSTN to low. When RSTN is low, all status bits and register settings are cleared, the boost converter and the current sense amplifiers are off, and the gate-driver outputs are actively pulled low with the maximum setting for the sink current, hence turning off the external power FETs. The internal supplies VCC3 and VCC5 are still active when RSTN is forced low. The input high and low thresholds of RSTN are related to VCC3, and therefore independent of VDDIO, hence the state of the RSTN pin is effective regardless of whether the VDDIO level is out of limits. GATE-DRIVERS PRODUCT PREVIEW The DRV3201-Q1 has three high-side and low-side gate-drivers. Each high-side and low-side gate-driver contains a programmable sourcing and sinking current to charge and discharge the gate of the external power FETs. The digital logic prevents the simultaneous activation of high and low-side gate-driver of one power-stage. If a command from the MCU for simultaneous activation is detected, the failure is flagged in the status register. Gate-Driver Slope Control The DRV3201-Q1 has been designed to support adaptive slope control by programmable sink and source currents to charge and discharge the gates of the external power FETs. Table 1 gives the slope registers which are supported to program the sink and source currents of the gate-drivers. Table 1. Slope Configuration Registers Slope Current Range Number of steps HS1 & HS2 Affected Gate-Drivers HS1/2 Slope Register (CURR0) Register Rising Edge 140mA–1A 8 HS1 & HS2 HS1/2 Slope Register (CURR0) Falling Edge 140mA–1A 8 LS1 & LS2 LS1/2 Slope Register (CURR1) Rising Edge 140mA–1A 8 LS1 & LS2 LS1/2 Slope Register (CURR1) Falling Edge 140mA–1A 8 HS3 HS3 Slope Register (CURR2) Rising Edge 140mA–1A 8 HS3 HS3 Slope Register (CURR2) Falling Edge 140mA–1A 8 LS3 LS3 Slope Register (CURR3) Rising Edge 140mA–1A 8 LS3 LS3 Slope Register (CURR3) Falling Edge 140mA–1A 8 14 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 To reduce the risk of a distorted slope due to changing the slope setting, a new slope setting for a rising edge only becomes active after the next falling edge of the affected gate-driver and vice versa for the falling edge. This does not apply directly after wake-up to active mode. As long as no low-side or high-side gate-driver has been switched after wake-up to active mode, the programmed slope settings are active immediately. To allow a high scalability of the output FETs and switching speed, there is also one general reduced current mode setting, in which all gate charge/discharge currents are 25% of the programmed settings. Furthermore it is possible to set the drivers to switching mode by setting bit 7 in configuration register 1 (CFG1) to 1. In this setting the drivers are not current limited and limiting the switching speed can be done externally with resistors in the gate lines. In this mode it is strongly recommended to set the slope registers (CURR0–3) to 0x3F to get the maximum current setting and have the current limiting only from the external resistors. Direct Mode (6 x Inputs Operation) The direct mode is the default operation mode after each wake-up from sleep mode to active mode. In direct mode, all gate-drivers can be controlled individually via the digital input pins IHSx/ILSx. PWM Mode (3 x Inputs Operation) DRVOFF Gate-Driver Shutoff When the DRVOFF pin is high, the gate-driver outputs are actively pulled low with the programmed setting for the sink current to turn off the external power FETs. Meanwhile, the IHSx/ILSx inputs can be read back through SPI. The VDS comparators, and flag errors (if VDS is too high) are enabled which can be used to ensure functionality of these blocks. The boost converter, the current sense amplifiers, and the internal VCC3 and VCC5 supplies are still active when DRVOFF is forced low. The input high and low thresholds of DRVOFF are related to VCC3, and are independent of VDDIO, so the state of the DRVOFF pin is effective regardless of whether the VDDIO level is out of limits. Active Pulldown When the external power FETs need to be turned off and the DRV3201-Q1 is in active mode (either by normal control signal, DRVOFF signal, RSTN signal or by any error handling), the gate-drivers provide a low-ohmic active pulldown. Once the gate-source voltage of the power FETs reaches less than 2 V, the programmed current sink behavior changes into an Rdson behavior to increase the pulldown strength. Semi-Active Pull-Down Resistor Each high and low-side driver has a typical 500 kΩ resistor from gate to source acting as passive pulldown to keep the external power FET turned off in unsupplied conditions. In addition a semi-active pulldown circuit is reducing the gate impedance at a typical voltage of 2 V to about 7 kΩ. This semi-active pulldown circuit is turned off in normal operation to avoid higher DC current consumption for the gate-driver. Gate-Driver Shutoff Paths Table 2 summarizes the possible states of the EN, RSTN and DRVOFF pins and the effect on the gate-drivers. Table 2. Gate-Driver Shutoff Paths EN RSTN DRVOF F Any Non-Masked Error Unpowered device (1) 0 (1) X X Gate-Driver Shutoff Logic Semi-active pulldown + passive pulldown X Semi-active pulldown + passive pulldown Reset For 3 V < VS < 4.75 V, the VS undervoltage detection actively pulls down the gates of the external FETs. For VS < 3 V, these gates are pulled down semi-actively. 15 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW Alternatively, the gate-drivers can be operated in PWM mode by setting bit 6 in Configuration Register 1 (CFG1) to 1. PWM Mode controls all six gate-drivers with only three PWM signals. The valid controls in PWM mode are the IHSx inputs. The low-side controls are derived from the corresponding IHSx signals while all safety features remain active. In PWM mode, the ILSx inputs may be used as SPI-readable general purpose inputs. DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Table 2. Gate-Driver Shutoff Paths (continued) EN RSTN DRVOF F Any Non-Masked Error 1 0 X X Active pulldown Reset 1 1 X Active pulldown Enabled 0 1 (1) Active pulldown Enabled 1≥0 X Gate-Driver Shutoff Logic 0 0 Active, controlled by inputs Enabled X X Active pulldown, afterwards device enters sleep mode ≥ semi-active pulldown + passive pulldown Enabled during active pulldown, afterwards reset in sleep mode SAFETY The DRV3201-Q1 has a wide range of safety features that helps the application to grant a high safety level. Monitored Errors The following sections describe the monitored errors. The handling of these errors is described in Configurable Safety Mode. Drain Source Voltage Monitoring PRODUCT PREVIEW The DRV3201-Q1 provides a drain-source voltage monitoring feature for each external power MOSFET. After input pin IHSx/ILSx goes high to turn on the external power MOSFET, its drain-source voltage is monitored. If this voltage stays higher than the VDS threshold for filter-time (tvds) then the error is raised and the status flag for this power MOSFET is set. The internal VDS threshold for the VDS monitoring can be set by an external analog input level on the SCTH pin, and can be scaled in eight steps with a factor between 0 and 1 through SPI in configuration register 0 (CFG0), bits 5:3. The VDS comparator configuration for each gate-driver is shown in Figure 5. As shown in Figure 5, the VSH pin is used as sense input voltage for the high-side VDS comparators. Externally, this VSH pin should be connected to the star-point of the positive supply of the power-stages. 16 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 DRV3201 VSH Battery Voltage SCTH × Scale GHSx BLDC High-Side VDSx Comp SHSx I_Phase GLSx Low-Side VDSx Comp SCTH × Scale Rshunt PGND Figure 5. VDS Comparator Configuration for Each Driver-Stage To verify the proper operation of the VDS comparators during normal operation, either the scale factor can be lowered through SPI, or the SCTH voltage can be externally lowered. This sets a lower VDS threshold (depending mostly on the random comparator offset < ± 100 mV) which causes the comparators to toggle at relative low current through the external power FETs (during normal operation without overcurrent). This is shown in Figure 6. During this verification, the error-handling of the VDS errors can be disabled as described in Configurable Safety Mode (configuration register 1 (CFG1), bits 3:4), such that the VDS errors are flagged in the SPI status register 0 (STAT0) and at the ERR pin only. The SCTH pin is a high-impedance input to a MOS gate with internal ESD protection to ground. There is no reverse pullup path present to any supply (fail-safe ESD structure). 17 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW SLSx DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com ILSx SCTH × Scale I_Phase SCTH × Scale Low-Side VDSx Comp signal latched in SPI register PRODUCT PREVIEW Figure 6. Checking VDS Comparators During Normal Operation (Low-Side Given as Example, Principle Also Applies to High-Side) Shoot Through Detection and Programmable Dead Time The DRV3201-Q1 provides a mechanism that prevents both external MOSFETs of each power-stage from switching on at the same time connecting VS directly to GND. If the digital inputs try to force the device to switch on high-side and low-side gate-drivers of one power-stage, the error is raised in the status register and the bridges are switched according to Figure 7. 18 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 IHSx/ILSx Inputs IHSx ILSx IHSx/ILSx Outputs (Programmable Dead Time Disabled) PRODUCT PREVIEW IHSx ILSx IHSx/ILSx Outputs (Programmable Dead Time Enabled) IHSx ILSx Dead Time Dead Time Figure 7. Driver Output During Input Failures The dead time can be programmed in eight steps between 200 ns and 3000 ns in configuration register 0, bits 2:0. The programmed dead time is valid for all three power-stages. An internal 10 MHz oscillator is used as a time reference for creating the dead-time steps. The dead time can be disabled in the configurable safety mode (see Configurable Safety Mode) when operating in direct mode. PWM mode does not support disabling the programmable dead time. Boost Undervoltage Error If the boost converter output voltage is below the undervoltage threshold level VVBOOST,UV (11 V–11.9 V) for tBCSD (5 µs–6 µs), the boost undervoltage flag is set accordingly in SPI status register 1 (STAT1). Depending on the configured safety mode (see Configurable Safety Mode), all gate-driver outputs are pulled low, and the ERR pin is pulled low. 19 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com VS Undervoltage Shutdown If the VS voltage drops below the undervoltage threshold level VVS,UV (4.5 V–4.75 V) for tVS,SHD (5 µs–6 µs), the VS undervoltage flag is set in SPI status register 1 (STAT1), the gate-driver outputs are pulled low, and the ERR pin is pulled low. This happens regardless of the configured safety mode (see Configurable Safety Mode). The SPI interface works down to 3 V. Below 3 V on VS, internal reset occurs. VS Overvoltage Error If the VS voltage exceeds the overvoltage threshold level VVS,OV (30 V–30.5 V) for tVS,SHD (5 µs–6 µs), the VS overvoltage flag is set in SPI status register 1 (STAT1). Depending on the configured safety mode (see Configurable Safety Mode), all gate-driver outputs are pulled low, and the ERR pin is pulled low. VS Comparator Check The VS undervoltage and overvoltage comparators can be checked by using the loss of clock (LOC) test/VS comparator bit in configuration register 0 (CFG0). As long as this bit is set the comparators toggle and flag the undervoltage and the overvoltage at the same time. The error handling is active, so the bridges shut down and the ERR pin is pulled low. To reset the flags the LOC test /VS comparator bit needs to be reset and then the flags need to be read via SPI. After this, the ERR pin goes up again. This self-check is combined with the loss of clock self-test (see Loss of Clock). Overtemperature Warning and Shutdown PRODUCT PREVIEW The thermal overload detection and protection of the device is based on five temperature sensors and two thresholds Tmsd1 (thermal warning) and Tmsd2 (thermal global reset): State Global Reset Local Shutdown Normal Operation Tmsd0 Tmsd1 Tmsd2 T(°C) Figure 8. Thermal Shutdown Normal operation of the device: • Gate-drivers and boost converter are fully operational. Thermal warning – overtemperature warning flag is set to 1: • Thermal warning, stored in overtemperature warning bit in status register 0 (STAT0). This bit is reset after a read out of this register by the MCU. Global reset - device in shutdown: • An internal reset is generated. • The boost converter is stopped. • However, the temperature monitor block monitors the temperature and does not release the reset until the temperature drops below Tmsd0. • Thermal hysteresis avoids any oscillation between shutdown and restart. • The overtemperature shutdown is filtered with tSHDOWN (no unwanted shutdown by noise). SPI Error If the DRV3201-Q1 receives an invalid write or read access, the SPI OK bit in status register 1 (STAT1) is set to 0. This bit is set to 1 after a read out of this register by the MCU. 20 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 EEPROM CRC Check After each wake up to active mode, the DRV3201-Q1 performs an EEPROM CRC check. If the calculated CRC8 checksum does not match the CRC8 checksum stored in the EEPROM, the EEPROM Data CRC Failed flag is set in status register 1 (STAT1). Configuration Data CRC Check The DRV3201-Q1 offers a security feature to permanently ensure configuration integrity employing a CRC8 checksum mechanism. The MCU can start a CRC8 checksum calculation within the DRV3201-Q1 over all configuration registers by setting bit 0 in the CRC control register (CRCCTL) to 1. This bit stays set until the CRC calculation is finished. There may not be any write access while the CRC engine is running, otherwise the CRC8 checksum becomes corrupt. The CRC8 checksum value calculated by the DRV3201-Q1 is stored in the CRC calculated checksum register (CRCCALC). The MCU itself can also calculate the expected CRC8 checksum value, based on the vector given below, and store this expected value in the CRC expected checksum register (CRCEXP). This should be done before the MCU initiates the CRC8 checksum calculation within the DRV3201-Q1. After the DRV3201-Q1 does the CRC calculation, if the expected CRC stored in the CRCEXP register does not match the calculated CRC in CRCCALC register, the Configuration Data CRC Failed flag is set in status register 1 (STAT1). The MCU may then read back all configuration registers to search for the bit error and perform corrective actions. PRODUCT PREVIEW The CRC8 calculation mechanism is a generic one with following presets: • The polynomial used is: (0 1 2 8) • Initial value is: 11111111 See Table 3 for CRC data vector. Table 3. CRC Data Vector Bit Number CRC8 Data Bus Values [47:40] CFG0 [39:32] CFG1 [31:28] CFG2 [27:22] CURR0 [21:16] CURR1 [15:10] CURR2 [ 9: 4] CURR3 [ 3: 0] 0000 Loss of Clock If the internal clock gets stuck, the loss of clock monitor pulls the ERR pin low. During a test of this block the ERR is also low. This self-check is combined with the VS comparator self-test (see VS Comparator Check) Configurable Safety Mode The DRV3201-Q1 can work in two different safety modes controlled by the external pin CSM, as described in Table 4. This pin can be read back via SPI register RB0. Table 4. Safety Modes CSM LOW Description Full safety mode: All internal protection features are activated. 21 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Table 4. Safety Modes (continued) CSM Description HIGH (1) (2) Configurable safety mode: Protective actions as selected in configuration register CFG_REG_1 are enabled and they set diagnostic flags, deselected actions only set diagnostic flags without protective action. With this mode the device can be used outside the normal operation range but below Absolute Maximum Range (see ABSOLUTE MAXIMUM RATINGS (1) (2)) under responsibility of user. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to network ground terminal, unless otherwise specified. Table 5 defines the protective actions taken on certain error conditions. When the device is in full safety mode, all internal protection features are activated, and all protective actions listed below are taken if the respective error condition is detected. When the device is in configurable safety mode (CSM), the error conditions for which CSM is available, the protective action and ERR pin indication (see Error Indication on ERR Pin) can be configured with the corresponding bit in CFG1. The diagnostic flags are always set if the respective error condition is present, regardless of the CSM setting. Table 5. Error Conditions and Protective Actions Error Condition PRODUCT PREVIEW VS undervoltage VS overvoltage Protective Action Switch all gate-driver outputs to low (active pulldown) Recovery Selectable Through CFG_REG_1 in CSM Flags are cleared with MCU reading the status register or through RESET. If the failure remains after read out of the register, it is immediately be reported again. Boost converter undervoltage HS VDS error Error Indication ERR Pin No Always Yes Selectable by CFG_REG_1 Yes Yes LS VDS-error Yes Programmable dead time window failure Enforce programmable dead time Yes Shoot through protection violated Switch high-side and lowside gate-driver outputs of affected power-stage to low (active pulldown). If enabled, enforce dead time to high-side and low-side. No Always SPI error SPI command is ignored No None Configuration data CRC error Reported via SPI No None EEPROM data CRC error No None Overtemperature first threshold No Always No Always No Always Overtemperature second threshold Shutdown of device LOC error ERR pin low After thermal recovery device performs power on reset Error Indication on ERR Pin The ERR pin is an indicator for a detected error condition. It may act as interrupt to the external MCU, after which the MCU reads all status registers to determine which error condition is detected. After entering active mode this pin remains high as long as no error condition is detected, in case of a detected error condition the ERR pin goes low. Error reporting occurs according to Table 6. Table 6. Error Reporting in the Safety Modes CSM LOW ERR pin configuration (CFG1) Do not care Description All error conditions are flagged on ERR pin 22 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 Table 6. Error Reporting in the Safety Modes (continued) CSM HIGH ERR pin configuration (CFG1) Description 1 ERR pin only shows errors for protective actions that are enabled in CSM 0 All error conditions are flagged on ERR pin The ERR pin goes up again after a read out of the respective error flag in the status register once the respective violation condition disappears. In case the MCU reads out the respective error flag in the status register while the respective error condition is still present, the ERR pin shows a short positive pulse (pulse width typically 100 ns). This behavior helps show the distinction between a loss of clock error and a VS undervoltage or overvoltage error flag during self-tests of these safety features. After activation of these self-tests in configuration register 0 (CFG0) bit 6, the ERR pin goes down. After an MCU read out of the VS undervoltage/overvoltage flags in status register 1 (STAT1) bits 1:0, the ERR pin should stay low if the loss of clock self-test is working properly. If the ERR pin shows a positive pulse (pulse width typically 100 ns), this is an indication of a failure in the loss of clock self-test. Additional Safety Features To verify the signal path to the DRV3201-Q1, the device allows reading back the logic level of all IHSx and ILSx inputs from the RB0 address. These values directly reflect the state of the pin and are not registered. It is required to ensure that the state of the IHSx and ILSx pins do not change while reading back their levels via SPI. IHSx/ILSx Input Readback remains operational even if PWM Mode is chosen. In this case the ILSx Readback may be used to read any logic level signal. The edge counter allows a more robust and less time critical verification of the ILSx/IHSx signal chain and may be more convenient to use during normal operation. This counter can be used to count the number of edges on one or more IHSx/ILSx inputs. The MCU selects the inputs to be observed and arms the counter by writing to the SPI register RB1. When the start bit is removed the counter stops counting edges. The obtained counter value can be read from the SPI register RB2 and it resets by setting the CLEAR bit in SPI register RB1. When the counter has reached its maximum value of 255 it stops counting and remains in this state. IHSx/ILSx edge counter remains operational even if PWM Mode is chosen, and in this case it may be used to count edges at any connected input. Gate-Source Voltage Monitoring The DRV3201-Q1 provides a gate-source voltage monitoring feature for the external MOSFETs. For each external MOSFET, the VGS is monitored by a comparator with 1 V as a lower threshold, and 9 V as a higher threshold. For each external MOSFET, a status flag is set in SPI status register 2 (STAT2), bits 0:5. Each status bit is set to 1 when the respective VGS rises above 9 V and they are set to 0 when the respective VGS drops below 1 V. This feature is intended for diagnostic use after startup to turn on/off the external MOSFETs and check the respective status bits. Ultima Ratio Support Under certain circumstances it may be required to turn on all FETs simultaneously, which is supported by this device. However, to minimize risk of accidental triggering two requirements need to be satisfied: 1. The MCU is required to perform an unlock sequence of three different consecutive SPI transfers. 2. When the last SPI command is sent all IHSx and ILSx inputs need to be at a high level already. This feature is only available when operating in direct mode. 23 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW IHSx/ILSx Input Readback/Edge Counter DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Power-on Reset (NPOR) START (0x00) SPI Write different from 0x48 SPI Write 0x48 to the Ultima Ratio Command Register PRODUCT PREVIEW 1st Software Unlocking Sequence Completed (0xB7) ERROR (0xFF) SPI Write different from 0x25 SPI Write 0x25 to the Ultima Ratio Command Register 2nd Software Unlocking Sequence Completed (0xDA) SPI Write different from 0x92 or HSx/LSx set to low SPI Write 0x92 to the Ultima Ratio Command Register and all HSx/LSx set to high Ultima Ratio Unlocked (0x6D) Figure 9. State Diagram for Unlocking Ultima Ratio CURRENT MEASUREMENT The two channel current measurement is measured by the voltage drop across two external shunt resistors. It contains one shift buffer, two first and two second stages. 24 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 Shift Buffer The DRV3201-Q1 offers a unity gain amplifier that is normally used to support a shift voltage with lower output impedance. This allows each current sense path to handle negative common-mode voltages across the external shunt resistor. The shift voltage is applied externally on the RI pin, with the actual shift voltage buffered on the RO pin. The RI input pin is a high-impedance input to a MOS gate with internal ESD protection to ground. There is no reverse pullup path present to any supply (fail-safe ESD structure). Two First Stage Amplifiers A first stage operational amplifier operates with an external resistor network for higher flexibility to adjust the current measurement to the application requirements. In the recommended application, a shift voltage that may be based on an external reference (e.g. an external voltage regulator) can be added to move the transfer curve. Each channel of the first amplifier has its own output going to the input of the MCU ADC. The input pins INx and IPx pin are high-impedance inputs to a MOS gate with internal ESD protection to ground. There is no reverse pullup path present to any supply (fail-safe ESD structure). Two Second Stage Amplifiers The second stage amplifiers with a separately programmable gain enable a higher resolution measurement at low current. They can be directly connected to inputs of the MCU ADC. The gain of the second stage amplifiers is programmable by SPI in steps two, four, six and eight using the CFG2 register. The maximum output voltage of the O3 and O4 pins is clamped to the ADREF voltage. ADREF Voltage Clamp The maximum output voltage of pins O1–O4 is clamped to the voltage applied to ADREF by an active clamp. The ADREF voltage is the reference supply voltage for the ADC in the MCU, so the outputs O1–O4 have a maximum signal range related to the input range of the ADC in the MCU. The active clamp consumes a maximum of 100 µA from the ADREF pin. Current Sense Application Circuit The standard configuration for the current sense amps are given in Figure 10. 25 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW The input of the first stage is high voltage compatible, so the device can be used to measure the voltage drop across the low-side MOSFET for low requirement applications. The maximum output voltage of the O1 and O2 pins is clamped to the ADREF voltage. DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com External Reference Voltage 2 Channels RI + O1,2 RO O3,4 VShift = 0.1 to 2.5V í R2 ADREF I_IN Clamp R1 External Shunt AGND + í R1 + 1st Stage í 2nd Stage R4 Internal R2 PGND PRODUCT PREVIEW External resistor network for higher flexibility (A1 = 5 to 20V/V) Application Setting Example: Gain A1 = 20 R1 = 250 R2 = 5k SPI Programmable Gain A2 = 2, 4, 6, 8V/V R3 External Figure 10. Application Circuit for Current Sense The output voltage at O1/2 is: O1/ 2 = IRS R2 + VRO R1 The output voltage at where g is the SPI adjusted gain in the second stage. O3/4 is: O3/4 = g ´ (O1/2 - VRO ) + VRO PHASE COMPARATORS The device contains three real time phase comparators usable for sensorless commutation and diagnostics. Each comparator is switching at typically 75% and 25% of the supply voltage, and has an individual digital output going to the MCU. The phase comparators are always active as long as EN is high. SHSx (Phase Voltage) 75% VSH 25% VSH PHxC (Phase Comparator Output) tDHL tDLH Figure 11. Phase Comparator Rise and Fall Thresholds Phase Comparators Application Diagram The phase comparator configuration is given in Figure 12. 26 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 DRV3201 VSH Battery Voltage GHSx BLDC 0.75 To MCU SHSx PHxC GLSx 0.25 SLSx RShunt Figure 12. Application Diagram for Phase Comparators The phase comparators allow: • Real time observation of the phase switching on node SHSx • Measurement of the time between the Input IHSx/ILSx and the phase comparator output PHxC • Verification of time drift in previous measurements and/or other driver-stages As Figure 12 shows, the VSH and PGND pins are used as sense inputs to create the high-side and low-side threshold levels for the phase comparators. Connect the VSH pin externally to the star-point of the positive supply of the power-stages. The PGND pin is to be connected to the power-ground star-point of the powerstages. The total resistance of the internal voltage divider is typically 248 kΩ. BOOST CONVERTER The boost converter is based on a burst mode fixed frequency controller. During the on-time, the internal lowside boost FET is turned on until the current limit level is detected. The off-time is calculated proportionally from an independent 2.5 MHz time-reference by sensing the supply voltage VS and the output voltage VBOOST. A hysteretic comparator (low-level VBOOST-VS = 14 V, high level VBOOST-VS = 16 V) determines starting/stopping the burst pulsing. The nominal switching frequency during the burst pulsing is 2.5 MHz. The maximum current in the coil can be adjusted by the resistor Rboost_shunt such that the maximum coil current is limited to 0.1 V/Rboost_shunt. This current limit is used by the controller to switch off the internal lowside boost FET. It is recommended to choose a coil with a current saturation level of at least 30% above the current limit level set with the resistor Rboost_shunt. A second internal current limit is implemented that triggers at higher currents and acts as a second level of protection for the internal low-side boost FET in case the resistor R1 is shorted. If the Rboost_shunt is shorted, the second current limit is used by the controller to switch off the internal low-side boost FET. Since the second internal current limit is higher than the normal current limit set by Rboost-shunt and only meant for protecting the internal boost FET, the external coil may saturate if the second internal current limit becomes active. To allow the external MCU to detect this possible failure condition, the second internal current limit sets the boost undervoltage flag (register STAT1, bit 2). This causes a shutdown of the gate-drivers depending on the configured safety mode. 27 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW PGND DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com To reduce noise level on the chip the boost converter can be switched off during sensitive current measurements with the B_EN pin. As long as the disable time interval is short enough, the boost output capacitor can keep the boost output voltage high enough. When the boost converter is disabled, the boost undervoltage monitor is active to ensure the driver-stages are still operating correctly. During the boost undervoltage condition, the boost switching frequency folds back to around half the normal operating frequency. This does not affect the current limit. Application Circuit for Boost Converter The recommended application for the boost converter is given in Figure 13. For the best performance, a Schottky diode and a 22 µH coil is required. The current limit for the internal FET (and the maximum current in the coil) can be adjusted and in the recommended application it is set to 0.1 V/0.33 Ω = 300 mA. Battery Voltage 5 22 H 1 F VS BOOST SW PRODUCT PREVIEW B_EN S Controller (toff Calc. and Hysteretic Regulation) R R/S Latch 2nd Current Sense (480 to 1100mA) Boost UV (STAT1, Bit 2) OR 0.1V DRV3201 GNDLS_B 330m AGND Star Point on PCB Figure 13. Recommended Application Circuit for Boost Converter SPI INTERFACE The SPI slave interface is used for serial communication with external SPI master (external MCU). The SPI communication starts with the NCS falling edge, and ends with NCS rising edge. The NCS high level keeps SPI slave interface in reset state, and SDO output 3-stated. Address Mode Transfer The address mode transfer is an 8-bit protocol. Both SPI slave and SPI master transmit the MSB first. 28 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 1 2 3 4 5 6 7 8 SDI R7 R6 R5 R4 R3 R2 R1 R0 X SDO D7 D6 D5 D4 D3 D2 D1 D0 X NCS SCLK NOTE: SPI Master (MCU) and SPI Slave (DRV3201) sample received data on the falling SCLK edge, and transmit on rising SCLK edge After the NCS falling edge, the first word of 7 bits are address bits followed by the RW bit. During the first address transfer, the device returns the STAT1 register on SDO. Each complete 8-bit frame is processed. The bits are ignored if NCS goes high before a multiple of 8 bits is transferred. SPI Address Transfer Phase Bit Function FIELD NAME ADDR [6:0] RW D7 ADDR6 D6 ADDR5 D5 ADDR4 D4 ADDR3 D3 ADDR2 D2 ADDR1 D1 ADDR0 D0 RW BIT DEFINITION Register Address RW = 1: Write access RW = 0: Read access When RW = 0, the SPI master performs a read access to the selected register. During the following SPI transfer, the device returns the requested register read value on SDO, and interprets SDI bits as a next address transfer. When RW = 1, the master performs a write access on the selected register. The slave updates the register value during the next SPI transfer (if followed immediately) and returns the current register value on SDO. SPI Data Transfer Phase Bit Function FIELD NAME DATA [7:0] D7 DATA7 D6 DATA6 D5 DATA5 D4 DATA4 D3 DATA3 D2 DATA2 D1 DATA1 D0 DATA0 BIT DEFINITION Data value for write access (8-bit) The table shows a data value encoding scheme during a write access. It is possible to mix the two access modes (write and read access) during one SPI communication sequence (NCS = 0). The SPI communication can be terminated after a single 8-bit SPI transfer by asserting NCS = 1. The device returns STAT1 register (for the very first SPI transfer after power-up) or current register value addressed during the SPI transfer address phase. Device Data Response Bit Function R7 REG7 R6 REG6 R5 REG5 R4 REG4 R3 REG3 R2 REG2 R1 REG1 R0 REG0 29 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW Figure 14. Single 8-bit SPI Frame/Transfer DRV3201-Q1 SLVSBD6 – MAY 2012 FIELD NAME REG [7:0] www.ti.com BIT DEFINITION Internal register value All unused bits are set to zero. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 SDI R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 X SDO D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 X NCS SCLK 8-Bit SPI Transfer 8-Bit SPI Transfer L16-Bit SPI FrameL NOTE: SPI Master (MCU) and SPI Slave (DRV3201) sample received data on the falling SCLK edge, and transmit on rising SCLK edge 16-Bit SPI Frame Example: Write Access followed by Read Access NCS PRODUCT PREVIEW SDI SDO ADDR1, RW = 1 (WR) WR DATA1 ADDR2, RW = 0 (RD) 1st Transfer 2nd Transfer 3rd Transfer Status Flags Response to Transfer 1 Status Flags Zero Vector Response to Transfer 3 16-Bit SPI Frame Example: Read Access followed by Read Access NCS SDI ADDR1, RW = 0 (RD) SDO Status Flags 1st Transfer Zero Vector ADDR2, RW = 0 (RD) Response to Transfer 1 Status Flags 3rd Transfer Zero Vector Response to Transfer 3 16-Bit SPI Frame Example: Write Access followed by Write Access NCS SDI ADDR1, RW = 1 (WR) WR DATA1 ADDR2, RW = 1 (WR) WR DATA2 1st Transfer 2nd Transfer 3rd Transfer 4th Transfer SDO Status Flags Response to Transfer 1 Status Flags Response to Transfer 3 16-Bit SPI Frame Example: Read Access followed by Write Access NCS SDI ADDR1, RW = 0 (WR) ADDR2, RW = 1 (WR) WR DATA2 1st Transfer 2nd Transfer 3rd Transfer SDO Status Flags Response to Transfer 1 Response to Transfer 2 Zero Vector Status Flags 16-Bit SPI Frame Example: Read Access followed by Read Access followed by Write Access NCS SDI ADDR1, RW = 0 (WR) ADDR2, RW = 0 (RD) ADDR3, RW = 1 (WR) 1st Transfer 2nd Transfer 3rd Transfer WR DATA3 4th Transfer SDO Status Flags Response to Transfer 1 Response to Transfer 2 Response to Transfer 3 16-Bit SPI Frame Example: Read Access followed by Read Access followed by Read Access NCS SDI ADDR1, RW = 0 (WR) ADDR2, RW = 0 (RD) ADDR3, RW = 0 (RD) 1st Transfer 2nd Transfer 3rd Transfer SDO Status Flags Response to Transfer 1 Response to Transfer 2 Zero Vector Response to Transfer 3 Figure 15. SPI Frame examples 30 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 Address Name RW Reset Value 0x00 Reserved 0x01 Configuration Register 0 (CFG0) RW 8'h3F 0x02 Configuration Register 1 (CFG1) RW 8'h3F 0x03 Configuration Register 2 (CFG2) RW 4'h0 0x04 HS1/2 Slope Register (CURR0) RW 6’h3F 0x05 LS1/2 Slope Register (CURR1) RW 6’h3F 0x06 HS3 Slope Register (CURR2) RW 6’h3F 0x07 LS3 Slope Register (CURR3) RW 6’h3F 0x08-0x0F Reserved 0x10 Status Register 0 (STAT0) RO 8’h00 0x11 Status Register 1 (STAT1) RO 8’h00 0x12 Status Register 2 (STAT2) RO 6’h00 0x13-0x1F Reserved 0x20 CRC Control Register (CRCCTL) RW 1’h0 0x21 CRC Calculated (CRCCALC) RO 8’h0 0x22 CRC Expected (CRCEXP) RW 8’h0 0x23 HS/LS Read Back (RB0) RO 6’h0 0x24 HS/LS Count Control (RB1) RW 6’h0 0x25 HS/LS Count (RB2) RO 8’h0 0x26-0x2F Reserved 0x30 Ultima Ratio Command (UR) RW 8’h0 0x31-7F Reserved PRODUCT PREVIEW Register Address Map Detailed Register Definitions Table 7. Configuration Register 0 (CFG0)space(Addr. 0x01) Bits R/W Reset Definition 7 RW 1’h0 Current capability 1: Reduced current mode (all gate charge/discharge currents are 25%) 0: Full current mode 6 RW 1’h0 Loss of clock detection test/VS comparator test If this bit is set, the clock for LOC monitor is permanently set to high. Additionally, the VS comparators show a VS undervoltage and a VS overvoltage at the same time in status register 1 (STAT1), bits 1:0. Both LOC and VS undervoltage/overvoltage are indicated on the ERR pin. A way to distinguish between LOC and VS undervoltage/overvoltage is described in VS Comparator Check. Once the bit is cleared, the error-flag disappears after read out. 5:3 RW 3’h7 VDS monitoring scale factor VSCTH/VDS threshold 000: 0 001: 1/7 010: 2/7 011: 3/7 100: 4/7 101: 5/7 110: 6/7 111: 1 (Voltage follower) 2:0 RW 3’h7 Programmable dead time 000: 200-300 ns 001: 300-400 ns 010: 500-600 ns 011: 900-1000 ns 100: 1400-1500 ns 101: 1900-2000 ns 110: 2400-2500 ns 111: 2900-3000 ns 31 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Table 8. Configuration Register 1 (CFG1)space(Addr. 0x02) Bits R/W Reset Definition 7 RW 1’h0 0: Adjustable HS/LS currents for rising/falling edges according to registers CURR0–3 1: Unlimited HS/LS currents for rising/falling edges 6 RW 1’h0 Set PWM mode All gate-drivers can be driven with 3 PWM signals 5 RW 1’h1 ERR pin configuration In CSM, ERR pin only shows errors that are actually handled in CSM if this bit is set or else all errors are flagged 4 RW 1’h1 Enable LS VDS error handling in CSM 3 RW 1’h1 Enable HS VDS error handling in CSM 2 RW 1’h1 Enable programmable dead time in CSM 1 RW 1’h1 Enable boost undervoltage handling in CSM 0 RW 1’h1 Enable VS overvoltage handling in CSM Table 9. Configuration Register 2 (CFG2)space(Addr. 0x03) PRODUCT PREVIEW Bits R/W Reset Definition 7:4 RO 1’h0 Reserved 3:2 RW 2’h0 Current amplifier gain for second stage second amplifier (O4/O2) 00: 2 01: 4 10: 6 11: 8 1:0 RW 2’h0 Current amplifier gain for second stage first amplifier (O3/O1) 00: 2 01: 4 10: 6 11: 8 Table 10. HS1/2 Slope Register (CURR0)space(Addr. 0x04) Bits R/W Reset Definition 7:6 RO 2’h0 Reserved 5:3 RW 3’h7 Adjust HS0/1 current for rising edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A 2:0 RW 3’h7 Adjust HS0/1current for falling edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A 32 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 Table 11. LS1/2 Slope Register (CURR1)space(Addr. 0x05) Bits R/W Reset Definition 7:6 RO 2’h0 Reserved 5:3 RW 3’h7 Adjust LS0/1 current for rising edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A 2:0 RW 3’h7 Adjust LS0/1 current for falling edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A Bits R/W Reset Definition 7:6 RO 2’h0 Reserved 5:3 RW 3’h7 Adjust HS2 current for rising edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1A 2:0 RW 3’h7 Adjust HS2 current for falling edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A PRODUCT PREVIEW Table 12. HS3 Slope Register (CURR2)space(Addr. 0x06) Table 13. LS3 Slope Register (CURR3)space(Addr. 0x07) Bits R/W Reset Definition 7:6 RO 2’h0 Reserved 5:3 RW 3’h7 Adjust LS2 current for rising edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A 33 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Table 13. LS3 Slope Register (CURR3)space(Addr. 0x07) (continued) Bits R/W Reset Definition 2:0 RW 3’h7 Adjust LS2 current for falling edge 000: 140 mA 001: 140 mA 010: 290 mA 011: 430 mA 100: 570 mA 101: 710 mA 110: 850 mA 111: 1 A Table 14. Status Register 0 (STAT0)space(Addr. 0x10) PRODUCT PREVIEW Bits R/W Reset Definition 7 RO 1’h0 Reserved 6 RO 1’h0 Over temperature warning 5 RO 1’h0 HS2 VDS error 4 RO 1’h0 HS1 VDS error 3 RO 1’h0 HS0 VDS error 2 RO 1’h0 LS2 VDS error 1 RO 1’h0 LS1 VDS error 0 RO 1’h0 LS0 VDS error Bits R/W Reset Definition 7 RO 1’h1 SPI OK flag 6 RO 1’h0 Configuration data CRC failed 5 RO 1’h0 EEPROM data CRC failed 4 RO 1’h0 Programmable dead time violated 3 RO 1’h0 Shoot through protection violated 2 RO 1’h0 Boost undervoltage 1 RO 1’h0 VS overvoltage 0 RO 1’h0 VS undervoltage Table 15. Status Register 1 (STAT1)space(Addr. 0x11) Table 16. Status Register 2 (STAT2)space(Addr. 0x12) Bits R/W Reset Definition 7:6 RO 2’h0 Reserved 5 RO 1’h0 HS2 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 4 RO 1’h0 HS1 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 3 RO 1’h0 HS0 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 2 RO 1’h0 LS2 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 1 RO 1’h0 LS1 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 0 RO 1’h0 LS0 VGS comparator (0 if VGS < 1 V, 1 if VGS > 9 V) 34 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 Table 17. CRC Control Register (CRCCTL)space(Addr. 0x20) Bits R/W Reset Definition 7:1 RO 7’h0 Reserved 0 RO 1’h0 Starts configuration data CRC8 calculation. Bit gets cleared when calculation is finished To perform CRC check: 1.Calculate CRC checksum 2.Store calculated checksum in CRCEXP register 3.Set bit 0 CRC control register (CRCCTL) to 1 4.Bit gets cleared when calculation is finished 5.Failing checksum is indicated in STAT1 register 6.Calculated checksum can be read from CRCCALC register Table 18. CRC Calculated Checksum Register (CRCCALC)space(Addr. 0x21) Bits R/W Reset Definition 7:0 RO 8’h0 Checksum generated by internal CRC engine Bits R/W Reset Definition 7:0 RW 8’h0 Checksum externally calculated by microcontroller PRODUCT PREVIEW Table 19. CRC Expected Checksum Register (CRCEXP)space(Addr. 0x22) Table 20. Input Read Back (RB0)space(Addr. 0x23) Bits R/W Reset Definition 7 RO 1’h0 Reserved 6 RO 1’h0 CSM input 5 RO 1’h0 LS2 input 4 RO 1’h0 LS1 input 3 RO 1’h0 LS0 input 2 RO 1’h0 HS2 input 1 RO 1’h0 HS1 input 0 RO 1’h0 HS0 input Table 21. HS/LS Count Control (RB1)space(Addr. 0x24) Bits R/W Reset Definition 7 RW 1’h0 Clear edge counter This bit has priority over 6 down to 0 6 RW 1’h0 Start/stop counter 0: Counter stopped 1: Counter running 5 RW 1’h0 Enable LS2 edge count 4 RW 1’h0 Enable LS1 edge count 3 RW 1’h0 Enable LS0 edge count 2 RW 1’h0 Enable HS2 edge count 1 RW 1’h0 Enable HS1 edge count 0 RW 1’h0 Enable HS0 edge count Table 22. HS/LS Count (RB2)space(Addr. 0x25) Bits R/W Reset Definition 7:0 RO 8’h0 HS/LS edge count Counter stops counting at 0xFF 35 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Table 23. Ultima Ratio Command (UR)space(Addr. 0x30) Bits R/W Reset Definition 7:0 RO 8’h0 Ultima ratio command See specification for command sequence PRODUCT PREVIEW 36 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 APPLICATION INFORMATION PGND R2a=1k: Rshunt2=0.5m: 5W R2a=1k: R1a=1k: R2b= 15k: to uC ADC R2b=15k: from uC ADC or other ref. voltage from uC IHS3 59 from TPS6538x, use same supply as used for uC IO from uC from uC ILS3 60 from uC ILS2 62 IHS2 61 from uC from uC ILS1 64 IHS1 63 R1a=1k: Q3LS Q3HS PGND Q2LS PGND Q2HS from uC ADC or other ref. voltage IP2 50 IN2 49 RI 53 RO 52 IP1 54 O1 55 IN1 56 O4 46 4 SHS3 GNDL 45 5 GHS3 ADREF 44 6 PGND AMUX (GND) 43 7 SLS2 to uC ADC to uC ADC from TPS6538x, use same supply as used for uC ADC 4.7nF VCC3 42 DRV3201 8 GLS2 TEST (GND) 41 9 SHS2 VCC5 40 10 GHS2 GNDA 39 11 GNDA ERR 38 12 SCTH RSTN 37 4.7nF to uC from TPS6538x, connect to NRST from TPS6538x, connect to ENDRV from uC from uC NC 33 32 NC 31 GNDLS_B 30 SW 28 VS 29 BOOST 27 GNDA 26 SDO 24 NCS 25 SDI B_EN 34 16 GHS1 23 GNDL 15 SHS1 Q1HS 22 SCLK CSM 35 21 DRVOFF EN 36 14 GLS1 20 GNDA 13 SLS1 Q1LS 19 PH3C 2.2mF PGND O3 47 3 GLS3 18 PH2C 2.2µ F BLDC Motor O2 48 2 SLS3 17 PH1C 2.2µ F PGND GNDA 51 1 VSH GNDA 57 100nF 5: VDDIO 58 PGND KL30 to uC ADC PRODUCT PREVIEW R1b= 15k: Rshunt1=0.5m: 5W R1b=15k: 100µ F (50V) L1=B82442A1223K000 D1=SS28 QxHS, QxLS = IRFS3004PBF Rshunt1,2 = BVR-Z-R0005 OHMS,1%,5W) 330m: 1µF (50V) uC SPI from uC to uC to uC to uC D1 L1 = 22µH 5: INDUCTOR,SMT,22uH,10%,480mA) (DIODE,SMT,SCHOTTKY,80V,2A) (HEXFET,N-CHANNEL,POWER MOSFET,D2PACK) (RES,SMT,4026,PRECISION POWER,0.0005 Figure 16. DRV3201-Q1 Typical Application Diagram 37 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com FR Flexray CAN CAN KL15 WakeUp CAN Supply CAN FR OUT OUT VBAT BOOST EN EN Relay Driver KL30 PreRegulator C IO Supply Charge Pump C Core Supply Voltage Monitoring NHET 3 x PHxC 3 * PowerStage - Input Capture - Input Capture Power Supply Vds Mon Bandgap Ref 2 Bridge Driver KL30 Phase Comp VSH GHSx SHSx SPR Switch Networks Safety Diagnostics Protected Sensor Supply - PWM Voltage Monitoring Bridge Driver 3 x IHSx 3 x ILSx SLSx Reset / Enable ______ RESET C ERROR Monitor _______ ERROR Motor GLSx Sensors x = [1..3] ADC1 Current CurrentSense Sense 2x ADC2 PRODUCT PREVIEW Q&A Watchdog SPI Ta/Tj Over Temp shutdown Diagnose & Config TPS65381/65383 SPI Diagnose & Config Bridge Error Monitoring Tj Over Temp shutdown SPI INT TMS570 Error Monitoring: - VDS Mon. - Shoot Through - Voltage Monitoring on VBAT, VBOOST and internal supplies. - Temp. Warning - etc. DRV3201 Analog Sensor Signal Digital Sensor Signal Figure 17. Electrical Power Steering Example POWER CONSUMPTION The DRV3201-Q1 has been designed to drive six external power FETs with 250 nC gate charge at 30 kHz PWM frequency. The necessary current for charging the gates of these external power FETs is delivered by the boost converter. The three internal high-side gate-drivers and the three internal low-side gate-drivers are supplied out of the boost converter. The following graphs show the total supply current consumption against the supply voltage for varying boost load current. 38 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 SUPPLY CURRENT vs SUPPLY VOLTAGE SUPPLY CURRENT vs SUPPLY VOLTAGE 200 200 IBoost = 0mA IBoost = 5mA IBoost = 20mA IBoost = 30mA IBoost = 40mA 180 160 160 140 140 Supply Current (mA) 120 100 80 120 100 80 60 60 40 40 20 20 TA = 25°C 0 0 5 TA = 125°C 10 15 20 Supply Voltage (V) 25 30 0 0 G001 Figure 18. Supply Current vs. Supply Voltage for Varying Boost Load Current at TA = 25°C 5 10 15 20 Supply Voltage (V) 25 30 G002 Figure 19. Supply Current vs. Supply Voltage for Varying Boost Load Current at TA = 125°C In these graphs, the quiescent current consumption from the boost converter taken by the non-switching gatedrivers is taken into account (see, parameter RGSa2 in ELECTRICAL CHARACTERISTICS). However, the current consumption from the boost converter due to gate-driver switching is not taken into account. This gate-driver switching current, which forms the actual load current of the boost converter, consists of two components: the internal gate-driver switching currents, and the external FET gate charging currents. The switching current from the internal gate-drivers (without the external power FETs) is given in parameter VGS,HS,high in ELECTRICAL CHARACTERISTICS, for 30 kHz PWM frequency and all six gate-drivers. The total load current Iboost is given by the sum of Equation 1 and Equation 2: rivers switching. The expected current consumption from the boost converter due to switching gate-drivers (without the external power FETs) can be calculated as follows: fPWM g #FETs g lboost,swmax fPWM g #FETs g 3 mA lboost,sw = = 30 kHZ g 6 30 kHZ g 6 (1) The switching current formed by charging the gates of the external FETs at the given PWM frequency can be calculated as follows: lboost,sw = fPWM g #FETs g Qgate (2) Iboost = Iboost,sw + Iboost,qg (3) Calculation example 1: fPWM = 25 kHz Qgate = 250 nC Number of FETs = 6 Iboost,sw = 25 kHz•6•3 mA/30 kHz•6 = 2.5 mA Iboost,qg = 25 kHz•6•250 nC = 37.5 mA Iboost = 2.5 mA + 37.5 mA = 40 mA Using the IBOOST = 40 mA from Figure 18 and Figure 19, the total current consumption from VS is 130 mA at TA = 25°C and for TA = 125°C. This gives a total power consumption of 1.82 Watt at TA = 25°C and at TA = 125°C for VS = 14 V. 39 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW Supply Current (mA) IBoost = 0mA IBoost = 5mA IBoost = 20mA IBoost = 30mA IBoost = 40mA 180 DRV3201-Q1 SLVSBD6 – MAY 2012 www.ti.com Calculation example 2: fPWM = 20kHz Qgate = 200nC Number of FETs = 6 Iboost,sw = 20 kHz•6•3 mA/30 kHz•6 = 2 mA Iboost,qg = 20 kHz•6•200 nC = 24 mA Iboost = 2 mA + 24 mA = 27 mA To estimate the total current consumption from the VS battery supply, the curve IBOOST = 30 mA from Figure 14 and Figure 15 can be used. From this curve, it follows that for VS = 14 V, the total current consumption from VS is 105 mA at TA = 25°C respectively 107 mA at TA = 125°C. This gives a total power consumption of 1.47 Watt at TA = 25°C respectively, 1.50 Watt at TA = 125°C for VS = 14 V. From these examples, it can be seen how the gate-charge and the PWM frequency impact the load current for the boost converter and the total battery current consumption in Figure 18 and Figure 19. The total power consumption can be calculated from this. BOOST CONVERTER PRODUCT PREVIEW The output current capability of the boost converter can be configured with the external Rshunt_boost resistor to 0.1 V/Rshunt_boost (please note that this resistor needs to be able to conduct the boost switching current). The output current capability can be dimensioned to the needed current determined by the PWM switching frequency and the gate-charge of the external power FETs. It is recommended to choose a coil having a current saturation level of at least 30% above the current limit level set with the resistor Rboost_shunt. The operation principle of the boost converter is based on a burst mode fixed frequency controller. During the on-time, the internal low-side boost FET is turned on until the current limit level is detected. The off-time is calculated proportionally from a 2.5 MHz time-reference by sensing the supply voltage VS and the output voltage VBOOST. The formula for the calculated off-time is given in Equation 4, with fboost = 2.5 MHz. VS t off = VBOOST g fBOOST (4) For steady state, the current in the coil looks like Figure 20. High battery voltage at VS Nominal battery voltage at VS Low battery voltage at VS IL ILcurlim = 0.1V / Rboost_shunt 'Itoff = (VBOOST-VS)*toff / L 'Iton = VS*ton /L ton toff = VS / (VBOOST * fBOOST) ton+toff = 1 / fBOOST ton toff = VS / (VBOOST * fBOOST) ton+toff = 1 / fBOOST ton toff = VS / (VBOOST * fBOOST) ton+toff = 1 / fBOOST Figure 20. Coil Current Waveforms in Steady State for Nominal, High and Low Battery Voltage From this figure, the ripple current and the boost output current can be calculated as follows: ILripple = IBOOST = æ VS VS ö (VBOOST - VS) g VS g ç1 ÷= L g fBOOST è VBOOST ø L g fBOOST g VBOOST (5) æ (V - VS) g VS ö VS g ILcurlim - 1 g ç BOOST ÷ 2 g VBOOST L f BOOST g VBOOST ø è (6) 40 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 DRV3201-Q1 www.ti.com SLVSBD6 – MAY 2012 æ 0.1 V fBOOST = 2.5 MHz; (VBOOST - VS) = 15 V; ILcur lim = ç ç Rshunt _ boost è ö ÷ ÷ ø (7) As can be seen from Equation 6, the boost output current capability for a given IL_curlim is the lowest for the minimum supply voltage VS. The boost output current capability should be dimensioned (by setting IL_curlim with external Rshunt_boost) so the needed output current (based on PWM frequency and gate-charge of the external power FETs) can be delivered at the needed minimum supply voltage for the application. The following equation gives IL_curlim as a function of IBOOST and VS: ILcurlim = IBOOST g æ (V - VS) g VS ö VBOOST 1 g ç BOOST + ÷ 2 VS è L g fBOOST g VBOOST ø (8) To set the IL_curlim, the minimum application supply should be used in this equation and IBOOST according to Equation 3.The minimum application supply voltage the DRV3201-Q1 can support is 4.75 V. The nominal switching frequency during the burst pulsing is 2.5 MHz once the boost has reached steady state. During startup of the boost, the internal time reference is slower by a factor of three, resulting in three times longer off-times to allow the coil current to decrease sufficiently compared to Equation 4. VBOOST-VS 16V 14V 1) When VBOOST-VS>16V, boost FET kept on untill current limit reached. No off-time calculated untill VBOOST-VS<14V 2) When VBOOST-VS<14V, new off-time calculated. Boost FET turned on after off-time passed IL ILcurlim = 0.1VRboost_shunt ton toff = VS / (VBOOST * fBOOST) toff = VS / (VBOOST * fBOOST) toff = VS / (VBOOST * fBOOST) ton+toff = 1 / fBOOST ton toff = VS / (VBOOST * fBOOST) ton+toff = 1 / fBOOST Figure 21. Boost Waveforms Showing Burst Pulsing Controlled by Hysteretic Comparator Levels 41 Copyright © 2012, Texas Instruments Incorporated Product Folder Link(s): DRV3201-Q1 PRODUCT PREVIEW As shown in Equation 6, the boost output current capability increases for higher supply voltage VS. If the boost output current capability is dimensioned so it can deliver the necessary output current for the minimum supply voltage, it actually delivers more current than needed for nominal supply voltage and the boost voltage increases. Therefore, a hysteretic comparator (low level VBOOST-VS = 14 V, high level VBOOST-VS = 16 V) determines starting/stopping the burst pulsing as shown in Figure 21. PACKAGE OPTION ADDENDUM www.ti.com 7-May-2012 PACKAGING INFORMATION Orderable Device Status (1) DRV3201QPAPQ1 PREVIEW Package Type Package Drawing HTQFP PAP Pins Package Qty 64 160 Eco Plan TBD (2) Lead/ Ball Finish Call TI MSL Peak Temp (3) Samples (Requires Login) Call TI (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Mobile Processors www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated