MSK 5962-9324601HX

ISO-9001 CERTIFIED BY DSCC
M.S.KENNEDY CORP.
HIGH SPEED/HIGH VOLTAGE
VIDEO DISPLAY DRIVER
1901
4707 Dey Road Liverpool, N.Y. 13088
(315) 701-6751
MIL-PRF-38534 QUALIFIED
FEATURES:
Ultra Fast Rise Time - 2.8nS Typical
Wide Bandwidth - 225 MHz Typical
Variable Gain - 0 to 80 V/V
On Board Reference Output
50 VPP Output Voltage Swing
Blanking Capability
User Adjustable Brightness and Contrast
25,000 V/µSec Slew Rate
Available to DSCC SMD 5962-9324601HX
DESCRIPTION:
The MSK 1901 is a high performance, high voltage, variable gain video amplifier. The hybrid's open collector output
is capable of directly driving a high resolution video display.
The MSK 1901 features differential inputs and a linearly adjustable gain stage with an output offset adjustment which
allows it to be a versatile performer well suited for many applications. A TTL level blanking input is available to set the
output to a predetermined black level independent of signal output.
The MSK 1901 is packaged in a hermetically sealed 24 pin quad flat pack with mounting flanges that can be
conveniently connected to a heat sink.
EQUIVALENT SCHEMATIC
TYPICAL APPLICATIONS
High Resolution Mono-Chrome Displays
High Resolution RGB Displays
High Speed, High Voltage Amplification for ATE
PIN-OUT INFORMATION
1
2
3
4
5
6
7
8
9
10
11
12
1
Ground
Ground
Ground
Ground
Blank
VCC
VEE
VEE
-Input
+Input
Ground
VGAIN
13
14
15
16
17
18
19
20
21
22
23
24
VOFF
VREF
Ground
Ground
Ground
Ground
NC
NC
Output
NC
VCB
VCB
Rev. A 5/02
ABSOLUTE MAXIMUM RATINGS
+VHV
+VCC
-VEE
VCB
VID
VGAIN
VOFF
VBLANK
IREF
High Voltage Supply (WRT VCB)
Positive Supply Voltage
Negative Supply Voltage
Common Base Supply Voltage
Differential Input Voltage
Gain Adjust Input Voltage
Offset Adjust Input Voltage
Blank Input Voltage
Reference Output Current
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
TST
TLD
+65V
+12V
-12V
+20V
2V
-0.6V to +6V
-0.6V to +6V
-0.6V to +6V
5mA
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
TJ
PD
○
○
○
○
○
TC
Storage Temperature Range
Lead Temperature Range
(Solder 10 Seconds)
Junction Temperature
Total Power Dissapation
(TC=25°C)
Case Operating Temperature Range
(MSK 1901B/E)
(MSK1901)
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
-65°C to +150°C
+300°C
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
○
+175°C
13W
○
○
-55°C to +125°C
-40°C to +85°C
○
ELECTRICAL SPECIFICATIONS
Test Conditions
Parameter
1
MSK1901B
Group A
Subgroup
Min.
Typ.
Max.
Units
VCM=0V@+10V
1,2,3
-
55
70
mA
[email protected]
1,2,3
-
75
100
mA
TC ≤ 125°C
-
20
60
65
V
Junction To Case
-
-
5
7
°C/W
1
-
±1
±50
µA
STATIC
Quiescent Current
High Voltage Supply (WRT VCB) 2
Thermal Resistance 2
INPUT
VCM=0V
Input Bias Current
Blank Input Current
Offset Adjust Input Current
Gain Adjust Input Current
Blank Input Pulse Width 2
Common Mode Rejection Ratio
Input Impedence
2
Input Capacitance
2,3
-
±5
±250
µA
VBLANK=0.4V
1
-
500
600
µA
VBLANK=2.4V
1
-
300
400
µA
VOFF=1V
1
-
2
10
µA
VGAIN=5V
1
-
2
10
µA
Normal Operation
-
30
-
-
nS
VCM=±0.5V F=10Hz
-
-
40
-
dB
Either Input F=DC
-
10
20
-
KΩ
Either Input
-
-
2
-
pF
VBLANK=2.4V VIN=0.3V
-
-
-
±2
mA
∆ VGAIN=5V
-
-
-
±10
mA
+VCC and -VCC=Nom ±5%
-
25
30
-
dB
IOUT<2mA
1,2,3
5.2
5.5
5.8
V
Output Current Blank Mode
VBLANK=2.4V VOFF=1V VGAIN=0V
1,2,3
-2
0
2
mA
Output Current Min Offset
VOFF=0V VGAIN=4V
1,2,3
0.5
10
25
mA
Output Current Max Offset
VOFF=5V VGAIN=0V
1,2,3
80
100
120
mA
VIN=0.6V F=10KHz VGAIN =5V Both Inputs
4
395
500
605
mS
VCM=0V
1,2,3
-
30
40
mA
VOFF=0V RL=50Ω
-
200
225
-
MHz
Blank Mode Input Rejection ∆mA 2
Gain Adjust Rejection ∆mA 2
Power Supply Rejection Ratio 2
OUTPUT
Reference Output Voltage
Transconductance
Common Base Current
Bandwidth 2
Transition Times 3
VIN=0.6V VGAIN=4V TR=TF<1nS VOFF=1V
4
-
2.8
4.5
nS
Linearity Error 2
VGAIN=1V VOFF=1V VCM=0.5V
-
-
-
±2
%GS
Gain Linearity 2
VOFF=1V VIN=0.2V VCM=0.5V
-
-
-
±2
%
-
-
-
-
±2
%GS
Thermal Distortion 2
NOTES:
1
2
3
4
5
6
7
+VCC=+10V, -VEE=-10.5V, +VHV=+70V, VCB=+10V, VBLANK=0.4V, CL=6pF, RL=200Ω, VGAIN=VOFF=±VIN=0V unless otherwise specified.
Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
Much faster rise times are obtainable without using test sockets. In addition, a peaking network may be used to improve overall bandwidth.
Industrial grade and "E" suffix devices shall be tested to subgroups 1 and 4 unless otherwise specified.
Military grade devices ("B" suffix) shall be 100% tested to subgroups 1,2,3 and 4.
Subgroups 5 and 6 testing available upon request.
Subgroup 1,4 TC=+25°C
Subgroup 2,5 TC=+125°C
2
Rev.
Subgroup 3,6 TA=-55°C
A 5/02
APPLICATION NOTES
INITIAL SETUP
BLACK LEVEL
It is important to set the VOFF and VGAIN inputs to obtain balanced rise/fall times during initial setup of the
MSK 1901. If the quiescent current level of VOFF is set
too low, it will slow the rise time and limit the bandwidth
of the MSK 1901.
The voltage developed across the external load resistor with a 0V video input to the MSK 1901 is the black
level. This voltage may be changed by adjusting the load
resistor or by varying the output quiescent current of the
MSK 1901as described in VOFF above. The black level
could also be affected by the VGAIN control voltage if the
video input has a DC component. AC coupling of the
video input will prevent this phenomenon from occuring.
VIDEO INPUTS
The analog inputs (±VIN) are designed to accept RS343
signals, ±0.714VPP, and will operate properly with a common mode range of ±0.5V with respect to ground. Therefore, it is recommended that the input signal be limited
to ±1.3V with respect to ground, (signal+common
mode). Although large offsets of ±2V (with respect to
ground, signal included) can be tolerated without damage to the hybrid, output linearity suffers and therefore it
is not recommended.
BLANKING
The blank input is a TTL active high input. When active
it will disable the video input of the MSK 1901 and allow
the output to rise to approximately VLRS. If the blank input rises above 3V some interaction between VOFF and
BLANK level may occur. The BLANK input is independent of the input signal and must be tied "low" to activate the amplifier if the blanking function is not used.
VREF OUTPUT
VGAIN
VGAIN is the DC gain (contrast) control which varies the
gain from 0 to 80V/V. The internal reference (VREF) is
available to drive this input. Normally a 5K potentiometer
is connected between VREF and GND is used to vary the
gain, but any 0-5V external DC source may be used with
some additional degredation of gain stability over temperature. A 0.1µF capacitor should be connected from
the VGAIN pin to ground to improve stability.
The gain equation for the MSK 1901 is:
VLRS-VO=VIN x GM x RL
=VIN (VGAIN x 0.08) RL
The overall gain of the MSK 1901 may vary by ±20%
due to process variations of the internal components.
Temperature variations also effect gain, <150ppm/°C.
If more than one MSK 1901 is used in a system, steps
should be taken to make them track thermally (i.e. a
common heat sink). This will reduce any mismatches due
to varying temperatures.
VOFF
VOFF is the output offset (brightness) control used to
set the output quiescent current and consequently the
DC output voltage (black level). Output quiescent current adjustment range is from several µA to 100mA nominal (80 to 130mA actual). Normally a 5K potentiometer
is connected between VREF and GND to this input, but
any 0-5V external DC source may be used. A 0.1µF capacitor should be connected from this pin to signal ground
to improve the amplifier's stability.
VREF is a buffered zener reference with a nominal output voltage of 5.5V ±5% which can source up to 4mA.
It is available for use in adjusting the offset and gain. If
multiple amplifiers are used for RGB amplification, they
should all share the same VREF pin from one of the hybrids. The VREF pin should be buffered with a unity gain
precise amplifier when driving three amplifiers for RGB
applications.
VCB
The VCB input is the base connection to the output
stage consisting of a common base, high voltage stage
and a high speed, low voltage current amplifier in a
cascode arrangement. This input requires a very stable
10V DC nominal voltage. Any AC signals at this point
will be amplified and reflected in the output. The PSRR
of the output stage is directly related to the stability of
this VCB voltage.
VIDEO OUTPUT
The video output voltage is obtained from the open
collector of a cascode circuit designed to operate with a
nominal output supply (VLRS) of +70V. VLRS must be
greater than the applied VCB voltage, but less than VCB
+65V. The output of MSK 1901 will drive loads up to
250mA when proper heat sinking is used.
3
Rev. A 5/02
APPLICATION NOTES CON'T
OUTPUT CONNECTIONS
POWER SUPPLIES
In applying the MSK 1901 in a system, two challenges
present themselves. The first challenge is to minimize
any stray capacitance from the output pin to ground.
Since the output connection is extremely susceptible to
capacitance loading, the elimination of ground planes
adjacent to the output and resistive load are important or
the rise and fall times will be limited. Keep output connections as short as possible and insure that any ground
plane is at least one inch from the output signal.
A +10V and a -10.5V power supply are required for
proper operation. These supplies can be set at ±12V for
convenience but this will increase the internal power dissipation and package case temperature. VLRS can be any
voltage above VCB but not greater than VCB +65V. To
achieve maximum performance good high frequency
grounding practices and PC board layout are essential.
Proper power supply decoupling is also essential for
stability and good video performance. Place bypass capacitors as close to power supply pins as possible. Refer
to the typical connection circuit for recommended connections.
The second challenge is to provide a very low
impedence connection between two sets of ground pins
(1, 2, 3, 4 and 15, 16, 17, 18). If mounting permits, the
best solution is to run a board ground track under the
MSK 1901 connecting the adjacent ground pins. However, the standard practice of heat sinking the MSK 1901
directly to the CRT chassis usually precludes this. A cutout is usually provided in the PC board where the MSK
1901 is surface mounted on the opposite side from the
other components. Two suggestions for this surface
mounting technique to improve performance are directed
at functionality or speed.
POWER SUPPLY SEQUENCING
Power supply sequencing is necessary to avoid internal latch-up of the hybrid. External diodes should be placed
(anode to cathode) from VEE to GND, from GND to VCC
and from VCC to VLRS. If power supply sequencing is not
possible, all supplies should be applied to the hybrid within
5 mS of each other.
A functional solution is to run a ground trace on the
output pin side of the hybrid on the back side of the PC
board. The trace should be 0.1 to 0.2 inch necking down
to 0.1 inch as it perpendicularly crosses the output trace
on the other side of the board. This results in added
capacitance of only 0.1 to 0.4 pF.
POWER DISSIPATION
The MSK 1901 power dissipation will vary depending
on load requirements and speed. The quad flat pack of
the hybrid is designed to provide a low thermal resistance path from the hybrid circuit to an external heat
sink. Mounting flanges provide for excellent mechanical
and thermal attachment of the package to the heat sink.
In addition, the package is electrically isolated so that
mounting insulators are not needed and the heat sink
can be at any convenient potential. Refer to the following table for typical power levels for selected video conditions:
A high speed solution is to have the ground cross the
input pin side of the hybrid. To counter the signal ground
disruption, the signal ground (pin 11) is internally connected to the (15, 16, 17, 18) grounds. Use as broad a
ground trace as possible to improve stability.
A third suggestion is to buffer the MSK 1901 using a
differential follower stage. This configuration as shown
in Figure 1 below allows an easier layout which minimizes stray capacitance. The rise time is essentially limited by the capacitance of the output transistor and that
of Q1 and Q2.
POWER DISSIPATION TABLE
(TC=25°C, VLRS=70V, RL=200Ω)
Duty
VO -VBLACK Cycle %
0
0
35
100
35
80
50
80
IC PD
Watts
1.6
7.8
6.5
5.6
PLOAD
Watts
0
6.1
4.9
10
TOTAL
PD Watts
1.6
13.9
11.4
15.6
When using multiple MSK 1901's, attach all devices
to a common heat sink (e.g. in a RGB system). This allows close thermal tracking between hybrids and improves
color balance with varying input drive and ambient temperature conditions. Common thermal tracking of the
devices reduces timing and other errors found in RGB
systems.
Figure 1
4
Rev. A 5/02
TYPICAL CONNECTION CIRCUIT
The connection circuit shown above is for the MSK 1901. The RL and LP are external components and must
not be located near ground planes if possible. A high quality resistor such as Bradford Electronics P/N FP10-200
is reqired for optimum response times. Use an inductor with a high self-resonant frequency that can withstand
the currents required for the application. The ferrite beads should be located as close to the DUT as possible.
Fare-Rite Corporation P/N 2743001111 beads work well for most applications. For additional applications information, please contact MSK. Evaluation amplifiers with test boards are readily available upon request.
NOTES:
5
Rev. A 5/02
MECHANICAL SPECIFICATIONS
MSK1901
ESD TRIANGLE INDICATES PIN 1.
ALL DIMENSIONS ARE ±0.010 INCHES UNLESS OTHERWISE LABELED.
ORDERING INFORMATION
Part
Number
Screening Level
MSK1901
Industrial
MSK1901B
Military-Mil-PRF-38534 Class H
MSK1901E
Extended Reliability
5962-9324601HX
DSCC-SMD
M.S. Kennedy Corp.
4707 Dey Road, Liverpool, New York 13088
Phone (315) 701-6751
FAX (315) 701-6752
www.mskennedy.com
The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make
changes to its products or specifications without notice, however, and assumes no liability for the use of its products.
Please visit our website for the most recent revision of this datasheet.
5
Rev. A 5/02