PRELIMINARY Data Sheet PD60254A IR1167ASPbF IR1167BSPbF SmartRectifierTM CONTROL IC Features Secondary side high speed SR controller DCM, CrCM and CCM flyback topologies 200V proprietary IC technology Max 500KHz switching frequency Anti-bounce logic and UVLO protection 7A peak turn off drive current Micropower start-up & ultra low quiescent current 10.7/14.5V gate drive clamp 50ns turn-off propagation delay Vcc range from 11.3V to 20V Direct sensing of MOSFET drain voltage Minimal component count Simple design Lead-free Compatible with 1W Standby, Energy Star, CECP, etc. Description IR1167S is a smart secondary side driver IC designed to drive N-Channel power MOSFETs used as synchronous rectifiers in isolated Flyback converters. The IC can control one or more paralleled N-MOSFETs to emulate the behavior of Schottky diode rectifiers. The drain to source voltage is sensed differentially to determine the polarity of the current and turn the power switch on and off in proximity of the zero current transition. Ruggedness and noise immunity are accomplished using an advanced blanking scheme and double-pulse suppression which allow reliable operation in continuous, discontinuous and critical current mode operation and both fixed and variable frequency modes. Package 8-Lead SOIC IR1167 Application Diagram Vin Rdc XFM Cdc U1 Cs 1 Ci 2 3 RMOT 4 VCC VGATE OVT GND MOT VS EN IR1167S Rtn VD 8 7 6 Co LOAD Rs 5 Rg Q1 *Please note that this data sheet contains advanced information that could change before the product is released to production. www.irf.com 1 IR1167AS/BS PRELIMINARY Absolute Maximum Ratings Stress beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. All voltages are absolute voltages referenced to GND. Thermal resistance and power dissipation are measured under board mounted and still air conditions. Symbol Min. Max. Units Supply Voltage Parameters VCC -0.3 20 V Enable Voltage VEN -0.3 20 V Cont. Drain Sense Voltage VD -3 200 V Pulse Drain Sense Voltage VD -5 200 V Source Sense Voltage VS -3 20 V Gate Voltage Remarks VGATE -0.3 20 V Operating Junction Temperature TJ -40 150 °C Storage Temperature TS -55 150 °C Thermal Resistance RθJA 128 °C/W SOIC-8 PD 970 mW SOIC-8, TAMB=25°C ESD Protection VESD 2 kV Human Body Model* Switching Frequency fsw 500 kHz Package Power Dissipation VCC=20V, Gate off Recommended Operating Conditions Recommended operating conditions for reliable operation with margin Parameters Symbol Min. Max. Units VCC 12 18 V TJ -25 125 °C Ambient Temperature TA -25 85 °C Switching Frequency fsw 40 400 kHz Supply Voltage Operating Junction Temperature Remarks * Per EIA/JESD22-A114-B( discharging a 100pF capacitor through a 1.5kΩ series resistor). www.irf.com 2 IR1167AS/BS PRELIMINARY Electrical Characteristics The electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range TJ from 25° C to 125°C. Typical values represent the median values, which are related to 25°C. If not otherwise stated, a supply voltage of VCC =15V is assumed for test condition. Supply Section Parameters V CC Turn On Threshold V CC Turn Off Threshold (Under Voltage Lock Out) V CC Turn On/Off Hysteresis Symbol Min. Typ. Max. Units V CC ON 9.8 10.5 11.3 V V CC UVLO 8.4 9 9.7 V V CC HYST 1.4 1.55 1.7 V 8.5 10 ICC Operating Current 50 65 10.3 12 Remarks C LOAD =1nF, fsw = 400kHz IR1167A C LOAD =10nF, f SW = 400kHz mA C LOAD =1nF, fsw = 400kHz IR1167B C LOAD =10nF, f SW = 400kHz 66 80 I QCC 1.8 2.2 mA I CC START 100 200 µA V CC =V CC I SLEEP 150 200 µA V EN =0V, V CC =15V Enable Voltage High V ENHI 2.75 V Enable Voltage Low V ENLO 1.6 V R EN 1.5 MΩ Quiescent Current Start-up Current Sleep Current Enable Pull-up Resistance ON - 0.1V GBD Comparator Section Parameters Turn-off Threshold Symbol V TH1 Min. Typ. Max. -7 -3.5 0 -15 -10.5 -7 -23 -19 -15 Turn-on Threshold V TH2 Hysteresis V HYST 55 Input Bias Current I IBIAS1 1 Input Bias Current -150 I IBIAS2 -50 30 Units Remarks OVT = 0V, V S =0V mV OVT floating, V S =0V OVT = V CC, V S =0V mV mV µA V D = -50mV 100 µA V D = 200V 2 mV 2 V 7.5 Comparator Input Offset V OFFSET Input CM Voltage Range V CM -0.15 Symbol Min. Typ. Max. Units t BLANK 10 15 20 µs GBD One-Shot Section Parameters Blanking pulse duration Reset Threshold Hysteresis V TH3 V HYST3 Remarks 2.5 V V CC =10V - GBD 5.4 V V CC =20V - GBD 40 mV V CC =10V - GBD Minimum On Time Section Parameters Minimum on time www.irf.com Symbol T ONmin Min. Typ. Max. Units 190 240 290 ns R MOT =5kΩ, V CC =12V Remarks 2.4 3 3.6 µs R MOT =75kΩ, V CC =12V 3 IR1167AS/BS PRELIMINARY Gate Driver Section Parameters Symbol Gate Low Voltage VGLO Gate High Voltage VGTH Gate High Voltage VGTH Min. Typ. Max. Units 0.3 0.5 V IGATE = 200mA Remarks 9.5 10.7 12.5 V IR1167A - VCC=12V-18V (internally clamped) 12.5 14.5 16.5 V IR1167B - VCC=12V-18V (internally clamped) tr1 30 ns CLOAD = 1nF, VCC=12V tr2 180 ns CLOAD = 10nF, VCC=12V tf1 10 ns CLOAD = 1nF, VCC=12V tf2 30 ns CLOAD = 10nF, VCC=12V Turn on Propagation Delay tDon 60 80 ns VDS to VGATE -100mV overdrive Turn off Propagation Delay tDoff 40 60 ns VDS to VGATE -100mV overdrive Pull up Resistance rup 4 Ω IGATE = 1A - GBD rdown 0.7 Ω IGATE = -200mA IO source 2 A CLOAD = 10nF - GBD IO sink 7 A CLOAD = 10nF - GBD Rise Time Fall Time Pull down Resistance Output Peak Current (source) Output Peak Current (sink) ** Guaranteed by Design STATE AND TRANSITIONS DIAGRAM POWER ON Gate Inactive UVLO MODE VCC < VCCon Gate Inactive ICC max = 200uA VCC > VCCon and ENABLE HIGH VCC < VCCuvlo or ENABLE LOW NORMAL Gate Active www.irf.com 4 IR1167AS/BS PRELIMINARY Block Diagram MOT VCC VDD UVLO & REGULATOR ENA VDD VD Min ON Time VTH1 RESET VS VGATE DRIVER COM OVT Min OFF Time Vgate RESET VTH3 VTH2 VTH1 VTH3 VDS Lead Assignments & Definitions Lead Assignment 2 VCC OVT 3 MOT 4 EN www.irf.com VGATE IR1167S 1 8 Pin# Symbol Description 1 VCC Supply Voltage 2 OVT Offset Voltage Trimming 3 MOT Minimum On Time GND 7 4 EN VS 6 5 VD FET Drain Sensing 6 VS FET Source Sensing 7 GND Ground 8 GATE VD 5 Enable Gate Drive Output 5 IR1167AS/BS PRELIMINARY Detailed Pin Description GND: Ground This is ground potential pin of the integrated control circuit. The internal devices and gate driver are referenced to this point. MOT: Minimum On Time The MOT programming pin controls the amount of minimum on time. Once VTH2 is crossed for the first time, the gate signal will become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT blanks the input comparator keeping the FET on for a minimum time. The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to GND. OVT: Offset Voltage Trimming The OVT pin will program the amount of input offset voltage for the turn-off threshold VTH1. The pin can be optionally tied to ground, to VCC or left floating, to select 3 ranges of input offset trimming. This programming feature allows for accomodating different RDSon MOSFETs. GATE: Gate Drive Output This is the gate drive output of the IC. Drive voltage is internally limited and provides 2A peak source and 5A peak sink capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is recommended, expecially when putting multiple FETs in parallel. Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching performance. kelvin contact as close as possible to the power MOSFET source pin. VD: Drain Voltage Sense VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in properly routing the connection to the power MOSFET drain. Additional filtering and or current limiting on this pin is not recommended as it would limit switching performance of the IC. VCC: Power Supply This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC. To prevent noise problems, a bypass ceramic capacitor connected to Vcc and GND should be placed as close as possible to the IR1167S. This pin is internally clamped. EN: Enable This pin is used to activate the IC sleep mode by pulling the voltage level below 2.5V (typ). In sleep mode the IC will consume a minimum amount of current. However all switching functions will be disabled and the gate will be inactive. VS: Source Voltage Sense VS is the differential sense pin for the power MOSFET Source. This pin must not be connected directly to the power ground pin (7) but must be used to create a www.irf.com 6 IR1167AS/BS PRELIMINARY STATES OF OPERATION GENERAL DESCRIPTION UVLO/Sleep Mode The IR1167 Smart Rectifier IC can emulate the operation of diode rectifier by properly driving a Synchronous Rectifier (SR) MOSFET. The direction of the rectified current is sensed by the input comparator using the power MOSFET RDSon as a shunt resistance and the GATE pin of the MOSFET is driven accordingly. Internal blanking logic is used to prevent spurious transitions and guarantee operation in continuous (CCM), discountinuous (DCM) and critical (CrCM) conduction mode. The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage, VCC ON. During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of ICC START. The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of VCC < VCC UVLO occurs. The sleep mode is initiated by pulling the EN pin below 2.5V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current. VGate Normal Mode The IC enters in normal operating mode once the UVLO voltage has been exceeded. At this point the gate driver is operating and the IC will draw a maximum of ICC from the supply voltage source. VDS VTH2 VTH1 VTH3 Input comparator thresholds The modes of operation for a Flyback circuit differ mainly for the turn-off phase of the SR switch, while the turn-on phase of the secondary switch (which correspond to the turn off of the primary side switch) is identical. Turn-on phase When the conduction phase of the SR FET is initiated, current will start flowing through its body diode, generating a negative VDS voltage across it. The body diode has generally a much higher voltage drop than the one caused by the MOSFET on resistance and therefore will trigger the turn-on threshold VTH2. At that point the IR1167 will drive the gate of MOSFET on which will in turn cause the conduction voltage VDS to drop down. This drop is usually accompained by some amount of ringing, that can trigger the input comparator to turn off; hence, a Minimum On Time (MOT) blanking period is used that will maintain the power MOSFET on for a minimum amount of time. The programmed MOT will limit also the minimum duty www.irf.com 7 IR1167AS/BS PRELIMINARY cycle of the SR MOSFET and, as a consequence, the max duty cycle of the primary side switch. DCM/CrCM Turn-off phase Once the SR MOSFET has been turned on, it will remain on until the rectified current will decay to the level where VDS will cross the turn-off threshold VTH1. This will happen differently depending on the mode of operation. In DCM the current will cross the threshold with a relatively low dI/dt. Once the threshold is crossed, the current will start flowing again through the body diode, IPRIM is blanked for a certain amount of time (TBLANK) after VTH1 has been triggered. The blanking time is internally set. As soon as VDS crosses the positive threshold VTH3 also the blanking time is terminated and the IC is ready for next conduction cycle. CCM Turn-off phase In CCM mode the turn off transition is much steeper and dI/dt involved is much higher. The turn on phase is identical to DCM or CrCM and therefore wont be repeated here. During the SR FET conduction phase the current will decay linearly, and so will VDS on the SR FET. VPRIM IPRIM T1 T3 T2 time VPRIM ISEC VSEC T1 T2 time ISEC time Primary and secondary currents and voltages for DCM mode Primary and secondary currents and voltages for CCM mode IPRIM VPRIM T1 T2 VSEC time ISEC VSEC time Once the primary switch will start to turn back on, the SR FET current will rapidly decrease crossing VTH1 and turning the gate off. The turn off speed is critical to avoid cross conduction on the primary side and reduce switching losses. also in this case a blanking period will be applied, but given the very fast nature of this transition, it will be reset as soon as VDS crosses VTH3. time Primary and secondary currents and voltages for CrCM mode causing the VDS voltage to jump negative. Depending on the amount of residual current, VDS may trigger once again the turn on threshold: for this reason VTH2 www.irf.com 8 IR1167AS/BS PRELIMINARY VTH3 ISEC VDS T1 T2 time VTH1 VTH2 Gate Drive time Blanking time MOT Secondary side CCM operation VTH3 ISEC VDS T1 T2 time VTH1 VTH2 Gate Drive time Blanking MOT 10us blanking Secondary side DCM/CrCM operation www.irf.com 9 IR1167AS/BS PRELIMINARY 11 VCC UVLO Threshold (V) 10 ISupply (mA) 1 0.1 10 9 VCC ON VCC UVLO 8 0.01 5 10 15 -50 20 0 50 100 Supply Voltage (V) Temperature ( °C ) Fig 1. Supply Current vs. Supply Voltage Fig 2. Under Voltage Lockout vs. Temp. 0 150 0 VTH2 Threshold (mV) VTH1 Threshold (mV) -5 -10 -15 -20 -50 -100 OVT = GND OVT = Floating OVT = V CC -25 -30 -150 -50 0 50 100 Temperature ( °C ) Fig 3. VTH1 vs. Temp. www.irf.com 150 -50 0 50 100 150 Temperature ( °C ) Fig 4. VTH2 vs. Temp. 10 IR1167AS/BS PRELIMINARY 0 VTH1 Threshold (mV) Comparator Hysteresis VHYST (mV) 100 50 -6 VS = -150mV VS= 0V VS= +2V -9 0 -50 0 50 100 -50 150 0 50 100 150 Temperature ( °C ) Temperature ( °C ) Fig 5. Comparator Hysteresis vs. Temp. Fig 6. VTH1 vs. Temp. and Common Mode (OVT=GND) -50 Comparator Hysteresis (mV) -50 VTH2 Threshold (mV) -3 -100 VS = -150mV VS= 0V VS= +2V -100 VS = -150mV VS= 0V VS= +2V -150 -150 -50 0 50 100 150 Temperature ( °C ) Fig 7. VTH2 vs. Temp. and Common Mode (OVT=GND) www.irf.com -50 0 50 100 150 Temperature ( °C ) Fig 8. Comparator Hysteresis vs. Temp. and Common Mode (OVT=GND) 11 IR1167AS/BS PRELIMINARY 100 Input Bias Current (IBIAS2) (µA) Minimum On Time (µs) 4 3 2 1 RMOT = 5k RMOT= 75k 0 80 60 40 TJ= -25°C TJ= 25°C TJ= 125°C 20 0 -50 0 50 100 150 0 50 Temperature ( °C ) 19 18 17 16 15 14 13 12 11 200 Fig 10. Input Bias Current vs. VD. 20 Maximum Allowable VCC Voltage (V) Maximum Allowable VCC Voltage (V) Csync = 2nF Csync = 5nF Csync = 8nF Csync = 15nF Csync = 20nF 150 Drain Sense Voltage (VD) (V) Fig 9. MOT vs. Temp. 20 100 Csync = 2nF Csync = 5nF Csync = 8nF Csync = 15nF Csync = 20nF 19 18 17 16 15 14 13 12 11 50 100 150 200 250 300 350 400 450 500 50 100 150 200 250 300 350 400 450 500 Max. Synchronous HEXFET Switching Frequency (kHz) Max. Synchronous HEXFET Switching Frequency (kHz) Fig 11. Max. VCC Voltage vs. Synchronous Rectifier Switching Freq, TJ=125°C, TIC = 85°C, external RG=1W, 1Ω HEXFET Gate Resistance included Fig 12. Max. VCC Voltage vs. Synchronous Rectifier Switching Freq, TJ=125°C, TIC = 85°C, external RG=2W, 1Ω HEXFET Gate Resistance included www.irf.com 12 IR1167AS/BS PRELIMINARY Csync = 2nF Csync = 5nF Csync = 8nF Csync = 15nF Csync = 20nF 19 18 17 16 15 14 13 12 20 Maximum Allowable VCC Voltage (V) Maximum Allowable VCC Voltage (V) 20 Csync = 2nF Csync = 5nF Csync = 8nF Csync = 15nF Csync = 20nF 19 18 17 16 15 14 13 12 11 11 50 100 150 200 250 300 350 400 450 500 Max. Synchronous HEXFET Switching Frequency (kHz) Fig 13. Max. VCC Voltage vs. Synchronous Rectifier Switching Freq, TJ=125°C, TIC = 85°C, external RG=4W, 1Ω HEXFET Gate Resistance included 50 100 150 200 250 300 350 400 450 500 Maximum Synchronous HEXFET Switching Frequency (kHz) Fig 14. Max VCC Voltage vs. Synchronous Rectifier Switching Freq, TJ=125°C, TIC = 85°C, external RG=6W, 1Ω HEXFET Gate Resistance included Figures 11-14 shows the maximum allowable VCC voltage vs. maximum switching frequency for different loads which are calculated using the design methodology discussed in AN1087. www.irf.com 13 IR1167AS/BS PRELIMINARY VCC VCC ON VCC UVLO t UVLO NORMAL UVLO Fig. 14 - Vcc Under Voltage Lockout VTH1 V DS V TH2 t Don t Doff V Gate 90% 50% 10% t rise tfall Fig. 15 - Timing Diagrams www.irf.com 14 IR1167AS/BS PRELIMINARY Case outline D DIM B 5 A FOOT PRINT 8 6 7 6 5 H E 1 6X 2 3 0.25 [.010] 4 A e 6.46 [.255] 3X 1.27 [.050] e1 8X b 0.25 [.010] A 8X 1.78 [.070] MILLIMETERS MAX MIN .0532 .0688 1.35 1.75 A1 .0040 .0098 0.10 0.25 b .013 .020 0.33 0.51 c .0075 .0098 0.19 0.25 D .189 .1968 4.80 5.00 E .1497 .1574 3.80 4.00 e .050 BAS IC 1.27 BASIC e1 A 8X 0.72 [.028] INCHES MIN MAX .025 BAS IC 0.635 BAS IC H .2284 .2440 5.80 6.20 K .0099 .0196 0.25 0.50 L .016 .050 0.40 1.27 y 0° 8° 0° 8° K x 45° C A1 y 0.10 [.004] 8X L 8X c 7 C A B 5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUS IONS NOT TO EXCEED 0.15 [.006]. NOT ES : 1. DIMENS IONING & TOLERANCING PER AS ME Y14.5M-1994. 6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUS IONS NOT TO EXCEED 0.25 [.010]. 2. CONT ROLLING DIMENS ION: MILLIMETER 3. DIMENS IONS ARE S HOWN IN MILLIMETERS [INCHES ]. 7 DIMENSION IS T HE LENGT H OF LEAD FOR SOLDERING TO A S UBSTRATE. 4. OUTLINE CONFORMS T O JEDEC OUT LINE MS-012AA. 8-Lead SOIC 01-6027 01-0021 11 (MS-012AA) 1167ASPbF Data and specifications subject to change without notice. Qualification Standards can be found on IRs Web site. WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105 http://www.irf.com/ Data and specifications subject to change without notice. 4/2006 www.irf.com 15