Features • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor • • • • • • • • • • – DSP Instruction Extensions, ARM Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer – 220 MIPS at 200 MHz – Memory Management Unit – EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support Additional Embedded Memories – One 32 Kbyte Internal ROM, Two-cycle Access at Maximum Matrix Speed – One 32 Kbyte Internal SRAM, Single-cycle Access at Maximum Matrix Speed External Bus Interface (EBI) – EBI Supports Mobile DDR, SDRAM, Low Power SDRAM, Static Memory, Synchronous CellularRAM, ECC-enabled NAND Flash and CompactFlash™ Metal Programmable (MP) Block – 500,000 Gates/250,000 Gates Metal Programmable Logic (through 5 Metal Layers) for AT91CAP9S500A/AT91CAP9S250A Respectively – Ten 512 x 36-bit Dual Port RAMs – Eight 512 x 72-bit Single Port RAMs – High Connectivity for Up to Three AHB Masters and Four AHB Slaves – Up to Seven AIC Interrupt Inputs – Up to Four DMA Hardware Handshake Interfaces – Delay Lines for Double Data Rate Interface – UTMI+ Full Connection – Up to 77 Dedicated I/Os LCD Controller – Supports Passive or Active Displays – Up to 24 Bits per Pixel in TFT Mode, Up to 16 Bits per Pixel in STN Color Mode – Up to 16M Colors in TFT Mode, Resolution Up to 2048x2048, Supports Wider Screen Buffers Image Sensor Interface – ITU-R BT. 601/656 External Interface, Programmable Frame Capture Rate – 12-bit Data Interface for Support of High Sensibility Sensors – SAV and EAV Synchronization, Preview Path with Scaler, YCbCr Format USB 2.0 Full Speed (12 Mbits per second) OHCI Host Double Port – Dual On-chip Transceivers – Integrated FIFOs and Dedicated DMA Channels USB 2.0 High Speed (480 Mbits per second) Device Port – On-chip Transceiver, 4 Kbyte Configurable Integrated DPRAM – Integrated FIFOs and Dedicated DMA Channels – Integrated UTMI+ Physical Interface Ethernet MAC 10/100 Base T – Media Independent Interface (MII) or Reduced Media Independent Interface (RMII) – 128-byte FIFOs and Dedicated DMA Channels for Receive and Transmit Multi-Layer Bus Matrix – Twelve 32-bit-layer Matrix, Allowing a Maximum of 38.4 Gbps of On-chip Bus Bandwidth at Maximum 100 MHz System Clock Speed – Boot Mode Select Option, Remap Command Fully-featured System Controller, Including – Reset Controller, Shutdown Controller Customizable Microcontroller Processor AT91CAP9S500A AT91CAP9S250A Summary Preliminary 6264CS–CAP–24-Mar-09 • • • • • • • • • • • • • • • • 2 – Four 32-bit Battery Backup Registers for a Total of 16 Bytes – Clock Generator and Power Management Controller – Advanced Interrupt Controller and Debug Unit – Periodic Interval Timer, Watchdog Timer and Real-Time Timer Reset Controller (RSTC) – Based on Two Power-on Reset Cells, Reset Source Identification and Reset Output Control Shutdown Controller (SHDC) – Programmable Shutdown Pin Control and Wake-up Circuitry Clock Generator (CKGR) – Selectable 32768 Hz Low-power Oscillator or Internal Low-power RC Oscillator on Battery Backup Power Supply, Providing a Permanent Slow Clock – 8 to 16 MHz On-chip Oscillator – Two PLLs up to 240 MHz – One USB 480 MHz PLL Power Management Controller (PMC) – Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities – Four Programmable External Clock Signals Advanced Interrupt Controller (AIC) – Individually Maskable, Eight-level Priority, Vectored Interrupt Sources – Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected Debug Unit (DBGU) – 2-wire UART and Support for Debug Communication Channel, Programmable ICE Access Prevention Periodic Interval Timer (PIT) – 20-bit Interval Timer plus 12-bit Interval Counter Watchdog Timer (WDT) – Key-protected, Programmable Only Once, Windowed 16-bit Counter Running at Slow Clock Real-Time Timer (RTT) – 32-bit Free-running Backup Counter Running at Slow Clock with 16-bit Prescaler Four 32-bit Parallel Input/Output Controllers (PIOA, PIOB, PIOC and PIOD) – 128 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os – Input Change Interrupt Capability on Each I/O Line – Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output DMA Controller (DMAC) – Acts as one Bus Matrix Master – Embeds 4 Unidirectional Channels with Programmable Priority, Address Generation, Channel Buffering and Control – Supports Four External DMA Requests and Four Internal DMA Requests from the Metal Programmable Block (MPBlock) Twenty-two Peripheral DMA Controller Channels (PDC) One 2.0A and 2.0B Compliant CAN Controller – 16 Fully-programmable Message Object Mailboxes, 16-bit Time Stamp Counter Two Multimedia Card Interfaces (MCI) – SDCard/SDIO and MultiMedia™ Card 3.31 Compliant – Supports SDHC Devices – Automatic Protocol Control and Fast Automatic Data Transfers with PDC Two Synchronous Serial Controllers (SSC) – Independent Clock and Frame Sync Signals for Each Receiver and Transmitter – I²S Analog Interface Support, Time Division Multiplex Support – High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer One AC97 Controller (AC97C) – 6-channel Single AC97 Analog Front End Interface, Slot Assigner AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A • Three Universal Synchronous/Asynchronous Receiver Transmitters (USART) • • • • • • • • • – Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manchester Encoding/Decoding – Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support Two Master/Slave Serial Peripheral Interface (SPI) – 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects – Synchronous Communications at Up to 90 Mbits/sec One Three-channel 16-bit Timer/Counters (TC) – Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel – Double PWM Generation, Capture/Waveform Mode, Up/Down Capability One Four-channel 20-bit PWM Controller (PWMC) One Two-wire Interface (TWI) – Master and Slave Mode Support, All Two-wire Atmel EEPROMs Supported One 8-channel, 10-bit Analog-to-Digital Converter (ADC) – Eight Channels Multiplexed with Digital I/Os IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins Required Power Supplies: – 1.08V to 1.32V for VDDCORE and VDDBU, VDDUPLL and VDDUTMIC – 3.0V to 3.6V for VDDOSC, VDDPLL and VDDIOP0 (Peripheral I/Os) and VDDANA (ADC) – Programmable 1.65V to 1.95V or 3.0V to 3.6V for VDDIOP1 (Peripheral I/Os), VDDIOM (Memory I/Os) and VDDMPIOA/VDDMPIOB (MP Block I/Os) Available in 400-ball LFBGA RoHS-compliant Package Can also be Delivered in a 324-ball TFBGA RoHS-compliant Package According to User Needs 1. Description The AT91CAP9S500A/AT91CAP9S250A family is based on the integration of an ARM926EJ-S processor with fast ROM and SRAM memories, and a wide range of peripherals. By providing up to 500K gates of metal programmable logic, AT91CAP9S500A/AT91CAP9S250A is the ideal platform for creating custom designs. The AT91CAP9S500A/AT91CAP9S250A embeds a USB High-speed Device, a 2-port USB OHCI Host, an LCD Controller, a 4-channel DMA Controller, and one Image Sensor Interface. It also integrates several standard peripherals, such as USART, SPI, TWI, Timer Counters, PWM generators, Multimedia Card interface, and one CAN Controller. The AT91CAP9S500A/AT91CAP9S250A is architectured on a 12-layer matrix, allowing a maximum internal bandwidth of twelve 32-bit buses. It also features one external memory bus (EBI) capable of interfacing with a wide range of memory devices. The AT91CAP9S500A/AT91CAP9S250A is packaged in a 400-ball LFBGA RoHS-compliant package. It can also be delivered in a 324-ball TFBGA RoHS-compliant package according to the customer’s requirements. 3 6264CS–CAP–24-Mar-09 NRST VDDCORE VDDBU SHDN WKUP XIN32 XOUT32 OSC XIN XOUT MCI0 MCI1 PDC POR POR OSC PIT RSTC SHDC RTT 4 GPREG PLLB PLLRCB WDT PLLA PLLRCA PMC PDC DBGU MCI0_, MCI1_ TWI PDC PIOD PIOC PIOB PIOA USART0 USART1 USART2 PDC DMA FIFO USB High-Speed Device CAN ROM 32Kbytes DMA USB OHCI SPI0 SPI1 PDC SRAM 32Kbytes DMA Image Sensor Interface PWMC Peripheral Bridge TC0 TC1 TC2 FIFO DMA LUT LCD Controller DMA FIFO AC97C PDC 24-channel Peripheral DMA PDC 8-channel 10-bit ADC 4-channel DMA SSC0 SSC1 PDC APB 12-layer Matrix FIFO 10/100 Ethernet MAC V B PL G HSLR C HSDP D F M S FSDP DM HD HDPA M HD A HDPB M IS B I IS _P C I IS _DOK I_ IS HS -IS I I IS _V YN _D I _MSY C 11 LC CKNC L D D C 0 LCDV -LC S LCDH YN DD S LCDD YNC 23 O LCDD TCC DCEN K C ER ET XC ECXE K-E N T ERRS -E XC T ERXE -EC XE K/E R O ET X0 -E L R REF - R CK EMX0 ER XD - X EMDCETX 3 V 3 E DI F 10 O BM 0 S SPI0_, SPI1_ In-Circuit Emulator ICache 16K bytes D L L I DCache 16K bytes DDRSDR Controller CompactFlash NAND Flash & ECC EBI 8x SPR 512x72 10x DPR 512x36 Static Memory Controller Burst Cellular Memory Controller Metal Programable Block 500K Gates (CAP9500) 250K Gates (CAP9250) D Bus Interface MMU ARM926EJ-S Processor T TWWD CK CT R S0 SCTS0-CT RD K0 -R S2 T TXX0 -SCS2 - K R D 0- DX2 TX 2 D2 CA CA NT NRX NP X NPCS NPCS3 NPCS2 C 1 SP S0 M CK O M SI PW IS O M 0PW M TC 3 L TI K0 O TI A0 TC O -T LK B0 IO 2 -T A IO 2 AC B2 AC97 AC 97CK AC97 FS 9 RX TK 7TX T 0-T TDF0- K1 RD 0-TTF1 DM R 0-RD1 A F R Q RK 0-RD1 0- 0 F DM -R 1 A K1 R AD Q3 0AD AD 7 TR IG AD VDVR E G DA F ND N ANA A DRXD DTXD PCK0-PCK3 AIC O A0 FIQ IRQ0-IRQ1 D0 JTAG Boundary Scan O A3 1 Transc. Transc. PI UTMI+ Transc. -M System Controller M PI B TST O PI -D 3 CD CK TD TDI TMO TC S RTK C NT K R JT ST AG SE L M SLAVE 4 B4 4 O Note: PI NWAIT A23-A24 NCS2 NCS3/NANDCS NCS4/CFCS0 NCS5/CFCS1 A25/CFRNW CFCE1-CFCE2 D16-D31 D0-D15 A0/NBS0 A1/NBS2/NWR2 A2-A15, A18-A22 A16/BA0 A17/BA1 NCS0 NCS1/BCCS NRD NWR0/NWE NWR1/NBS1 NWR3/NBS3 SDCK, SDCKN SDCS DQS0, DQS1 SDCKE/BCCRE RAS/BCADV, CAS/BCOE SDWE/BCWE, SDA10 NANDOE, NANDWE BCOWAIT Figure 2-1. 0M MASTER 2. AT91CAP9S500A/AT91CAP9S250A Block Diagram AT91CAP9S500A/AT91CAP9S250A Block Diagram 1. For information on signal multiplexing refer to Table 22-3, “EBI Pins and External Device Connections”. AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 3. Signal Description Table 3-1 gives details on the signal name classified by peripheral. Table 3-1. Signal Description List Signal Name Function Type Active Level Comments Power Supplies VDDIOM EBI I/O Lines Power Supply Power 1.65V to 3.6V VDDIOP0 Peripherals I/O Lines Power Supply Power 3.0V to 3.6V VDDIOP1 Peripherals I/O Lines Power Supply Power 1.65V to 3.6V VDDIOMPA MP Block I/O A Lines Power Supply Power 1.65V to 3.6V VDDIOMPB MP Block I/O B Lines Power Supply Power 1.65V to 3.6V VDDBU Backup I/O Lines Power Supply Power 1.08V to 1.32V VDDPLL PLL Power Supply Power 3.0V to 3.6V VDDUTMII USB UTMI+ Interface Power Supply Power 3.0V to 3.6V VDDUTMIC USB UTMI+ Core Power Supply Power 1.08V to 1.32V VDDUPLL USB UTMI+ PLL Power Supply Power 1.08V to 1.32V VDDANA ADC Analog Power Supply Power 3.0V to 3.6V VDDCORE Core Chip Power Supply Power 1.08V to 1.32V GND Ground Ground GNDPLL PLL Ground Ground GNDUTMII USB UTMI+ Interface Ground Ground GNDUTMIC USB UTMI+ Core Ground Ground GNDUPLL USB UTMI+ PLL Ground Ground GNDANA ADC Analog Ground Ground GNDBU Backup Ground Ground GNDTHERMAL Thermal Ground Ball Ground Thermally coupled with package substrate Clocks, Oscillators and PLLs XIN Main Oscillator Input Input XOUT Main Oscillator Output XIN32 Slow Clock Oscillator Input XOUT32 Slow Clock Oscillator Output PLLRCA PLL A Filter Input PLLRCB PLL B Filter Input PCK0 - PCK3 Programmable Clock Output Output Input Output Output Shutdown, Wakeup Logic SHDN Shutdown Control WKUP Wake-Up Input Output Do not tie over VDDBU Input Accept between 0V and VDDBU 5 6264CS–CAP–24-Mar-09 Table 3-1. Signal Description List (Continued) Signal Name Function Type Active Level Low Comments ICE and JTAG NTRST Test Reset Signal Input No pull-up resistor TCK Test Clock Input No pull-up resistor TDI Test Data In Input No pull-up resistor TDO Test Data Out TMS Test Mode Select Input No pull-up resistor JTAGSEL JTAG Selection Input Pull-down resistor RTCK Return Test Clock Output Output Reset/Test NRST Microcontroller Reset I/O Low Pull-up resistor TST Test Mode Select Input Pull-down resistor BMS Boot Mode Select Input Pull-up resistor Debug Unit - DBGU DRXD Debug Receive Data Input DTXD Debug Transmit Data Output Advanced Interrupt Controller - AIC IRQ0 - IRQ1 External Interrupt Inputs Input FIQ Fast Interrupt Input Input PIO Controller - PIOA - PIOB - PIOC - PIOD PA0 - PA31 Parallel IO Controller A I/O Pulled-up input at reset PB0 - PB31 Parallel IO Controller B I/O Pulled-up input at reset PC0 - PC31 Parallel IO Controller C I/O Pulled-up input at reset PD0 - PD31 Parallel IO Controller D I/O Pulled-up input at reset Direct Memory Access Controller - DMA DMARQ0-DMARQ3 DMA Requests Input External Bus Interface - EBI D0 - D31 Data Bus I/O A0 - A25 Address Bus NWAIT External Wait Signal Pulled-up input at reset Output Input 0 at reset Low Static Memory Controller - SMC NCS0 - NCS5 Chip Select Lines Output Low NWR0 - NWR3 Write Signal Output Low NRD Read Signal Output Low NWE Write Enable Output Low NBS0 - NBS3 Byte Mask Signal Output Low 6 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A Table 3-1. Signal Description List (Continued) Signal Name Function Type Active Level Comments CompactFlash Support CFCE1 - CFCE2 CompactFlash Chip Enable Output Low CFOE CompactFlash Output Enable Output Low CFWE CompactFlash Write Enable Output Low CFIOR CompactFlash IO Read Output Low CFIOW CompactFlash IO Write Output Low CFRNW CompactFlash Read Not Write Output CFCS0 - CFCS1 CompactFlash Chip Select Lines Output Low NAND Flash Support NANDCS NAND Flash Chip Select Output Low NANDOE NAND Flash Output Enable Output Low NANDWE NAND Flash Write Enable Output Low DDR/SDRAM Controller SDCK DDR/SDRAM Clock Output SDCKN DDR Inverted Clock Output DQS0 - DQS1 DDR Data Qualifier Strobes DQM0 - DQM1 DDR/SDRAM Data Masks Output DQM2 - DQM3 DDR/SDRAM Data Masks Output SDCKE DDR/SDRAM Clock Enable Output High SDCS DDR/SDRAM Controller Chip Select Output Low BA0 - BA1 DDR/SDRAM Bank Select Output SDWE DDR/SDRAM Write Enable Output Low RAS - CAS DDR/SDRAMRow and Column Signal Output Low SDA10 DDR/SDRAM Address 10 Line Output I/O Burst CellularRAM Controller BCCK Burst CellularRAM Clock Output BCCRE Burst CellularRAM Enable Output BCADV Burst CellularRAM Burst Advance Signal Output BCWE Burst CellularRAM Write Enable Output BCOE Burst CellularRAM Output Enable Output BCOWAIT Burst CellularRAM Output Wait Input Multimedia Card Interface MCI MCIx_CK Multimedia Card Clock Output MCIx_CD Multimedia Card Command I/O MCIx_D0 - D3 Multimedia Card Data I/O 7 6264CS–CAP–24-Mar-09 Table 3-1. Signal Description List (Continued) Signal Name Function Type Active Level Comments Universal Synchronous Asynchronous Receiver Transmitter USART SCKx USARTx Serial Clock I/O TXDx USARTx Transmit Data I/O RXDx USARTx Receive Data Input RTSx USARTx Request To Send CTSx USARTx Clear To Send Output Input Synchronous Serial Controller - SSC TDx SSCx Transmit Data Output RDx SSCx Receive Data Input TKx SSCx Transmit Clock I/O RKx SSCx Receive Clock I/O TFx SSCx Transmit Frame Sync I/O RFx SSCx Receive Frame Sync I/O AC97 Controller - AC97C AC97RX AC97 Receive Signal Input AC97TX AC97 Transmit Signal Output AC97FS AC97 Frame Synchronization Signal Output AC97CK AC97 Clock signal Input Timer/Counter - TC TCLKx TC Channel x External Clock Input Input TIOAx TC Channel x I/O Line A I/O TIOBx TC Channel x I/O Line B I/O Pulse Width Modulation Controller- PWMC PMWx Pulse Width Modulation Output Output Serial Peripheral Interface - SPI SPIx_MISO Master In Slave Out I/O SPIx_MOSI Master Out Slave In I/O SPIx_SPCK SPI Serial Clock I/O SPIx_NPCS0 SPI Peripheral Chip Select 0 I/O Low SPIx_NPCS1 - SPIx_NPCS3 SPI Peripheral Chip Select Output Low Two-Wire Interface - TWI TWD Two-wire Serial Data I/O TWCK Two-wire Serial Clock I/O 8 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A Table 3-1. Signal Description List (Continued) Signal Name Function Type Active Level Comments CAN Controller CANRX CAN input CANTX CAN output Input Output LCD Controller - LCDC LCDD0 - LCDD23 LCD Data Bus Input LCDVSYNC LCD Vertical Synchronization Output LCDHSYNC LCD Horizontal Synchronization Output LCDDOTCK LCD Dot Clock Output LCDDEN LCD Data Enable Output LCDCC LCD Contrast Control Output Ethernet 10/100 EMAC ETXCK/EREFCK Transmit Clock or Reference Clock Input MII only, REFCK in RMII ERXCK Receive Clock Input MII only ETXEN Transmit Enable Output ETX0-ETX3 Transmit Data Output ETX0-ETX1 only in RMII ETXER Transmit Coding Error Output MII only ERXDV Receive Data Valid Input RXDV in MII, CRSDV in RMII ERX0-ERX3 Receive Data Input ERX0-ERX1 only in RMII ERXER Receive Error Input ECRS Carrier Sense and Data Valid Input MII only ECOL Collision Detect Input MII only EMDC Management Data Clock EMDIO Management Data Input/Output EF100 Force 100Mbit/sec. Output I/O Output High RMII only USB High Speed Device FSDM USB Full Speed Data - Analog FSDP USB Full Speed Data + Analog HSDM USB High Speed Data - Analog HSDP USB High Speed Data + Analog VBG Bias Voltage Reference Analog PLLRCU USB PLL Test Pad Analog 9 6264CS–CAP–24-Mar-09 Table 3-1. Signal Description List (Continued) Signal Name Function Type Active Level Comments OHCI USB Host Port HDPA USB Host Port A Data + Analog HDMA USB Host Port A Data - Analog HDPB USB Host Port B Data + Analog HDMB USB Host Port B Data - Analog ADC AD0-AD7 Analog Inputs Analog ADVREF ADC Voltage Reference Analog ADTRIG ADC Trigger Input Image Sensor Interface - ISI ISI_D0-ISI_D11 Image Sensor Data Input ISI_MCK Image Sensor Reference Clock ISI_HSYNC Image Sensor Horizontal Synchro Input ISI_VSYNC Image Sensor Vertical Synchro Input ISI_PCK Image Sensor Data Clock Input Output MPBLOCK - MPB MPIOA0-MPIOA31 MPBlock I/Os A I/O MPIOB0-MPIOB44 MPBlock I/Os B I/O 10 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 4. Package and Pinout The AT91CAP9S500A/AT91CAP9S250A is available in two packages: • a 400-ball RoHS-compliant LFBGA package, 17 x 17 mm, 0.8 mm ball pitch • a 324-ball RoHS-compliant TFBGA package, 15 x 15 mm, 0.8 mm ball pitch 4.1 400-ball LFBGA Package Outline Figure 4-1 shows the orientation of the 400-ball BGA Package. A detailed mechanical description is given in the section “AT91CAP9S500A/AT91CAP9S250A Mechanical Characteristics” of the product datasheet. Figure 4-1. 400-ball LFBGA Package Outline and Marking (Top View) Top View 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CAP9 A B C D E F G H J K L M N P R T U V W A1 Corner Y A1 Corner 11 6264CS–CAP–24-Mar-09 4.2 400-ball LFBGA Package Pinout Table 4-1. AT91CAP9S500A/AT91CAP9S250A Pinout for 400-ball BGA Package Pin Signal Name Pin Signal Name Pin Signal Name Pin Signal Name A1 PC5 F1 PA3 L1 PA22 T1 PD22 A2 PC3 F2 PA4 L2 PA25 T2 PD23 A3 PC2 F3 PA8 L3 PA29 T3 PD30 A4 PC1 F4 PA5 L4 PA31 T4 VDDCORE A5 PC0 F5 PA6 L5 PD6 T5 SDCS A6 BMS F6 VDDIOM L6 GNDIO T6 DQS0 A7 NRST F7 VDDIOP0 L7 GNDCORE T7 D4 A8 GNDCORE F8 PC24 L8 PA18 T8 D11 A9 PB18 F9 NC L9 GNDTHERMAL T9 D14 A10 PB17 F10 VDDCORE L10 GNDTHERMAL T10 SDA10 A11 PB14 F11 GNDIO L11 GNDTHERMAL T11 VDDCORE A12 PB15 F12 PB23 L12 GNDTHERMAL T12 MPIOA0 A13 GNDANA F13 PB6 L13 GNDCORE T13 MPIOA9 A14 PB26 F14 NC L14 GNDIO T14 GNDIO A15 VDDIOP0 F15 NC L15 VDDCORE T15 MPIOA25 A16 GNDIO F16 NC L16 MPIOB28 T16 MPIOA24 A17 FSDP F17 GNDPLL L17 MPIOB32 T17 MPIOA29 A18 FSDM F18 WKUP0 L18 MPIOB34 T18 MPIOB3 A19 HSDP F19 SHDW L19 MPIOB31 T19 MPIOB17 A20 HSDM F20 PLLRCA L20 MPIOB29 T20 MPIOB18 B1 PC17 G1 PA7 M1 PA26 U1 PD25 B2 PC16 G2 PA10 M2 PA30 U2 PD31 B3 PC14 G3 PA11 M3 PD11 U3 BCCLK B4 PC11 G4 PA9 M4 PD12 U4 A0 B5 PC10 G5 PA12 M5 PD13 U5 D0 B6 PC9 G6 PD10 M6 PD15 U6 D1 B7 TDO G7 GNDIO M7 GNDCORE U7 NWR1 B8 TCK G8 GNDCORE M8 PA28 U8 DQS1 B9 PB20 G9 VDDIOP0 M9 GNDTHERMAL U9 A7 B10 PB19 G10 PC8 M10 GNDTHERMAL U10 A13 B11 PB13 G11 PB25 M11 GNDTHERMAL U11 A20 B12 ADVREF G12 PB21 M12 GNDTHERMAL U12 GNDIO B13 PB16 G13 PB8 M13 NRD U13 MPIOA4 B14 PB27 G14 PB0 M14 MPIOB26 U14 MPIOA11 B15 PB24 G15 PB2 M15 GNDIO U15 MPIOA16 B16 HDMA G16 NC M16 MPIOB16 U16 VDDMPIOA B17 VDDIOP0 G17 VDDPLL M17 GNDCORE U17 MPIOA23 12 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A Table 4-1. AT91CAP9S500A/AT91CAP9S250A Pinout for 400-ball BGA Package (Continued) Pin Signal Name Pin Signal Name Pin Signal Name Pin Signal Name B18 GNDIO G18 GNDCORE M18 MPIOB27 U18 MPIOA28 B19 VDDUTMII G19 TST M19 MPIOB25 U19 MPIOB6 B20 GNDUTMII G20 PLLRCB M20 MPIOB24 U20 MPIOB9 C1 PC23 H1 PA13 N1 PD7 V1 PD26 C2 PC22 H2 PA14 N2 PD8 V2 RAS C3 PC21 H3 PD0 N3 PD16 V3 SDCKE C4 PC20 H4 PA15 N4 PD19 V4 D3 C5 PC18 H5 PD1 N5 PD20 V5 VDDIOM C6 PC15 H6 VDDIOP1 N6 PD29 V6 D5 C7 PC12 H7 VDDCORE N7 GNDIO V7 D9 C8 PC6 H8 GNDIO N8 VDDIOM V8 D15 C9 NTRST H9 GNDIO N9 NCS1 V9 A11 C10 TDI H10 PB10 N10 VDDCORE V10 GNDCORE C11 VDDANA H11 PB4 N11 A3 V11 A22 C12 PB12 H12 VDDMPIOB N12 A6 V12 MPIOA1 C13 PB29 H13 JTAGSEL N13 VDDCORE V13 MPIOA6 C14 PB9 H14 GNDCORE N14 MPIOB11 V14 MPIOA10 C15 PB7 H15 GNDPLL N15 MPIOB13 V15 MPIOA13 C16 HDPA H16 NC N16 MPIOB12 V16 MPIOA17 C17 HDPB H17 VDDCORE N17 MPIOB14 V17 MPIOA20 C18 VDDUPLL H18 MPIOB44 N18 MPIOB15 V18 MPIOA27 C19 VDDUTMIC H19 XOUT32 N19 MPIOB22 V19 MPIOB5 C20 VBG H20 XIN32 N20 MPIOB23 V20 VDDMPIOB D1 PC29 J1 PD3 P1 PD9 W1 SDWE D2 PC28 J2 PD2 P2 PD14 W2 BCOWAIT D3 PC27 J3 PD5 P3 PD18 W3 NANDWE D4 PC26 J4 PA17 P4 PD27 W4 GNDIO D5 PC25 J5 PA19 P5 PD28 W5 D6 D6 PC19 J6 VDDIOP0 P6 VDDIOM W6 A2 D7 NANDOE J7 PA16 P7 NWR3 W7 A5 D8 PC7 J8 GNDCORE P8 D8 W8 A14 D9 GNDIO J9 GNDTHERMAL P9 D10 W9 A17 D10 TMS J10 GNDTHERMAL P10 GNDIO W10 A19 D11 NC J11 GNDTHERMAL P11 A9 W11 NWR0 D12 PB31 J12 GNDTHERMAL P12 A12 W12 MPIOA2 D13 PB22 J13 GNDIO P13 NC W13 MPIOA5 D14 VDDCORE J14 GNDBU P14 MPIOB8 W14 MPIOA8 D15 PB3 J15 GNDBU P15 MPIOB0 W15 MPIOA12 13 6264CS–CAP–24-Mar-09 Table 4-1. AT91CAP9S500A/AT91CAP9S250A Pinout for 400-ball BGA Package (Continued) Pin Signal Name Pin Signal Name Pin Signal Name Pin Signal Name D16 PB1 J16 MPIOB42 P16 MPIOB1 W16 MPIOA15 D17 HDMB J17 MPIOB39 P17 MPIOB7 W17 MPIOA21 D18 PLLRCU J18 MPIOB43 P18 MPIOB10 W18 MPIOA22 D19 GNDUTMIC J19 MPIOB41 P19 MPIOB21 W19 GNDIO D20 GNDUPLL J20 GNDIO P20 VDDMPIOB W20 VDDCORE E1 PC30 K1 PD4 R1 PD21 Y1 SDCK E2 PA2 K2 PA21 R2 PD17 Y2 SDCKN E3 PA1 K3 PA24 R3 PD24 Y3 A1 E4 PA0 K4 PA27 R4 CAS Y4 GNDCORE E5 PC31 K5 PA23 R5 VDDCORE Y5 A4 E6 GNDIO K6 GNDIO R6 D2 Y6 A8 E7 VDDCORE K7 PA20 R7 D7 Y7 A10 E8 PC13 K8 VDDCORE R8 VDDIOM Y8 A15 E9 PC4 K9 GNDTHERMAL R9 D13 Y9 A18 E10 RTCK K10 GNDTHERMAL R10 D12 Y10 A21 E11 VDDIOP0 K11 GNDTHERMAL R11 VDDIOM Y11 NCS0 E12 PB30 K12 GNDTHERMAL R12 A16 Y12 MPIOA3 E13 PB28 K13 GNDCORE R13 VDDIOM Y13 MPIOA7 E14 PB11 K14 MPIOB33 R14 NC Y14 VDDMPIOA E15 PB5 K15 MPIOB30 R15 NC Y15 MPIOA14 E16 NC K16 MPIOB35 R16 NC Y16 MPIOA18 E17 VDDPLL K17 MPIOB38 R17 MPIOB2 Y17 MPIOA19 E18 VDDBU K18 MPIOB40 R18 MPIOB4 Y18 MPIOA26 E19 XIN K19 MPIOB37 R19 MPIOB19 Y19 MPIOA30 E20 XOUT K20 MPIOB36 R20 MPIOB20 Y20 MPIOA31 14 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 4.3 324-ball TFBGA Package Outline Figure 4-2 shows the orientation of the 324-ball TFBGA green package. A detailed mechanical description is given in the section “AT91CAP9S500A/AT91CAP9S250A Mechanical Characteristics” of the product datasheet. Figure 4-2. 324-ball TFBGA Package Outline and Marking (Top View) Top View 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CAP9 A B C D E F G H J K L M N P R T U V A1 Corner 4.4 A1 Corner 324-ball TFBGA Package Pinout The pin assignment for the 324-ball TFBGA package is customizable and dependent upon the needs of the user. Important: It is possible to partially or totally remove the connections to dedicated Metal Programmable I/0s: MPIOAO-MPIOA31 and MPIOB0-MPIOB44. Likewise, PA16-PA31, PB21PB31, PDC0-PC27, PD0-PD10 can be partially or totally disconnected. However, it is incumbent upon the user to ensure that the associated functionality removed is not needed for the intended application. Refer to Section 10.3.1 on page 42, Section 10.3.2 on page 43, Section 10.3.3 on page 44, Section 10.3.4 on page 45 for information on PIO multiplexing and to verify functionality before disconnecting signals. 15 6264CS–CAP–24-Mar-09 5. Power Considerations 5.1 Power Supplies The AT91CAP9S500A/AT91CAP9S250A has several types of power supply pins: • VDDCORE pins: Power the core, including the processor, the embedded memories and the peripherals; voltage range between1.08V and 1.32V, 1.2V nominal. • VDDIOM pins: Power the External Bus Interface; voltage ranges between 1.65V and 1.95V (1.8V nominal) or between 3.0V and 3.6V (3.3V nominal). • VDDIOP0 pins: Power the Peripherals I/O lines and the USB transceivers; voltage range between 3.0V and 3.6V, 3.3V nominal. • VDDIOP1 pins: Power the Peripherals I/O lines involving the Image Sensor Interface; voltage ranges from 1.65V to 3.6V, 1.8V, 2.5V, 3V or 3.3V nominal. • VDDIOMPA pins: Power the MP Block I/O A lines; voltage ranges from 1.65V to 3.6V, 1.8V, 2.5V, 3V or 3.3V nominal. • VDDIOMPB pins: Power the dedicated MP Block I/O B lines; voltage ranges from 1.65V to 3.6V, 1.8V, 2.5V, 3V or 3.3V nominal. • VDDBU pin: Powers the Slow Clock oscillator and a part of the System Controller; voltage range between1.08V and 1.32V, 1.2V nominal. • VDDPLL pin: Powers the PLL cells; voltage ranges between 3.0V to 3.6V, 3.3V nominal. • VDDUTMII pin: Powers the UTMI+ interface; voltage ranges from 3.0V to 3.6V, 3.3V nominal. • VDDUTMIC pin: Powers the UTMI+ core; voltage ranges between 1.08V and 1.32V, 1.2V nominal. • VDDUPLL pin: Powers the USB PLL cell; voltage ranges between 1.08V and 1.32V, 1.2V nominal. • VDDANA pin: Powers the ADC cell; voltage ranges between 3.0V and 3.6V, 3.3V nominal. The power supplies VDDIOM, VDDIOP0 and VDDIOP1 are identified in the pinout table and the multiplexing tables. These supplies enable the user to power the device differently for interfacing with memories and for interfacing with peripherals. Ground pins GNDIO are common to VDDIOM, VDDIOP0, VDDIOP1, VDDIOMPA and VDDIOMPB pin power supplies. Separated ground pins are provided for VDDCORE, VDDBU, VDDPLL, VDDUTMII, VDDUTMIC, VDDUPLL and VDDANA. These ground pins are, respectively, GNDBU, GNDOSC, GNDPLL, GNDUTMII, GNDUTMIC, GNDUPLL and GNDANA. Special GNDTHERMAL ground balls are thermally coupled with package substrate. 5.2 Power Consumption The AT91CAP9S500A/AT91CAP9S250A consumes about 190 µA of static current on VDDCORE at 25°C. On VDDBU, the current does not exceed 4 µA @25°C. For dynamic power consumption and more details, refer to the Power Consumption section and tables in the Electrical Characteristics section of the product datasheet. 16 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 5.3 Programmable I/O Lines Power Supplies The power supply pins VDDIOM, VDDMPIOA and VDDMPIOB accept two voltage ranges. This allows the device to reach its maximum speed either out of 1.8V or 3.3V external memories. The target maximum speed is 100 MHz on the pin DDR/SDR and MPIOA or MPIOB pins loaded with 30 pF for power supply at 1.8V and 50 pF for power supply at 3.3V. The other signals (control, address and data signals) do not go over 50 MHz. The voltage ranges are determined by programming registers in the Chip Configuration registers located in the Matrix User Interface. At reset, the selected voltage defaults to 3.3V nominal and power supply pins can accept either 1.8V or 3.3V. Obviously, the device cannot reach its maximum speed if the voltage supplied to the pins is 1.8V only. The user must make sure to program the EBI voltage range before getting the device out of its Slow Clock Mode. 17 6264CS–CAP–24-Mar-09 6. I/O Line Considerations 6.1 JTAG Port Pins TMS, TDI and TCK are Schmitt trigger inputs and have no pull-up resistors. TDO and RTCK are outputs, driven at up to VDDIOP0, and have no pull-up resistors. The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 kΩ to GNDBU so that it can be left unconnected for normal operations. The NTRST signal is described in Section 6.3 “Reset Pins” on page 18. All the JTAG signals are supplied with VDDIOP0. 6.2 Test Pin The TST pin is used for manufacturing test purposes when asserted high. It integrates a permanent pull-down resistor of about 15 kΩ to GNDBU so that it can be left unconnected for normal operations. Driving this line at a high level leads to unpredictable results. This pin is supplied with VDDBU. 6.3 Reset Pins NRST is an open-drain output integrating a non-programmable pull-up resistor. It can be driven with voltage at up to VDDIOP0. NTRST is an input which allows reset of the JTAG Test Access port. It has no action on the processor. As the product integrates power-on reset cells that manage the processor and the JTAG reset, the NRST pin can be left unconnected. The NRST pin integrates a permanent pull-up resistor of 90 kΩ minimum to VDDIOP0. The NRST signal is inserted in the Boundary Scan. 6.4 PIO Controllers All the I/O lines which are managed by the PIO Controllers integrate a programmable pull-up resistor of 90 kΩ minimum. Programming of this pull-up resistor is performed independently for each I/O line through the PIO Controllers. After reset, all the I/O lines default as inputs with pull-up resistors enabled, except those multiplexed with the External Bus Interface signals that must be enabled as Peripheral at reset. This is indicated in the column “Reset State” of the PIO Controller multiplexing tables. 6.5 Shutdown Logic Pins The SHDN pin is an output only, which is driven by the Shutdown Controller only at low level. It can be tied high with an external pull-up resistor at VDDBU only. The pin WKUP is an input-only. It can accept voltages only between 0V and VDDBU. 18 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 7. Processor and Architecture 7.1 ARM926EJ-S Processor • RISC Processor based on ARM v5TEJ Architecture with Jazelle technology for Java acceleration • Two Instruction Sets – ARM High-performance 32-bit Instruction Set – Thumb High Code Density 16-bit Instruction Set • DSP Instruction Extensions • 5-Stage Pipeline Architecture: – Instruction Fetch (F) – Instruction Decode (D) – Execute (E) – Data Memory (M) – Register Write (W) • 16-Kbyte Data Cache, 16-Kbyte Instruction Cache – Virtually-addressed 4-way Associative Cache – Eight words per line – Write-through and Write-back Operation – Pseudo-random or Round-robin Replacement • Write Buffer – Main Write Buffer with 16-word Data Buffer and 4-address Buffer – DCache Write-back Buffer with 8-word Entries and a Single Address Entry – Software Control Drain • Standard ARM v4 and v5 Memory Management Unit (MMU) – Access Permission for Sections – Access Permission for large pages and small pages can be specified separately for each quarter of the page – 16 embedded domains • Bus Interface Unit (BIU) – Arbitrates and Schedules AHB Requests – Separate Masters for both instruction and data access providing complete Matrix system flexibility – Separate Address and Data Buses for both the 32-bit instruction interface and the 32-bit data interface – On Address and Data Buses, data can be 8-bit (Bytes), 16-bit (Half-words) or 32-bit (Words) 7.2 Bus Matrix • 12-layer Matrix, handling requests from 12 masters • Programmable Arbitration strategy – Fixed-priority Arbitration 19 6264CS–CAP–24-Mar-09 – Round-Robin Arbitration, either with no default master, last accessed default master or fixed default master • Burst Management – Breaking with Slot Cycle Limit Support – Undefined Burst Length Support • One Address Decoder provided per Master – Three different slaves may be assigned to each decoded memory area: one for internal boot, one for external boot, one after remap • Boot Mode Select – Non-volatile Boot Memory can be internal or external – Selection is made by BMS pin sampled at reset • Remap Command – Allows Remapping of an Internal SRAM in Place of the Boot Non-Volatile Memory – Allows Handling of Dynamic Exception Vectors 7.3 Matrix Masters The Bus Matrix of the AT91CAP9S500A/AT91CAP9S250A manages twelve Masters and thus each master can perform an access concurrently with the others, assuming that the slave it accesses is available. Each Master has its own decoder, which is defined specifically for each master. In order to simplify the addressing, all the masters have the same decoding. Table 7-1. 7.4 List of Bus Matrix Masters Master 0 ARM926™ Instruction Master 1 ARM926 Data Master 2 Peripheral DMA Controller Master 3 LCD Controller Master 4 USB High Speed Device Controller Master 5 Image Sensor Interface Master 6 DMA Controller Master 7 Ethernet MAC Master 8 OHCI USB Host Controller Master 9 MP Block Master 0 Master 10 MP Block Master 1 Master 11 MP Block Master 2 Matrix Slaves The Bus Matrix of the AT91CAP9S500A/AT91CAP9S250A manages ten Slaves. Each Slave has its own arbiter, thus permitting a different arbitration per Slave to be programmed. 20 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A The LCD Controller, the USB Host and the USB High Speed Device have a user interface mapped as a Slave of the Matrix. They share the same layer, as programming them does not require a high bandwidth. Table 7-2. List of Bus Matrix Slaves Slave 0 Internal SRAM 32 Kbytes Slave 1 MP Block Slave 0 (MP Block Internal Memories) Internal ROM LCD Controller User Interface Slave 2 USB High Speed Device Interface OHCI USB Host Interface 7.5 Slave 3 MP Block Slave 1 (MP Block Internal Memories) Slave 4 External Bus Interface Slave 5 DDR Controller Port 2 Slave 6 DDR Controller Port 3 Slave 7 MP Block Slave 2 (MP Block External Chip Selects) Slave 8 MP Block Slave 3 (MP Block Internal Peripherals) Slave 9 Internal Peripherals for AT91CAP9 Master-to-Slave Access All the Masters can normally access all the Slaves. However, some paths do not make sense, such as allowing access from the Ethernet MAC to the Internal Peripherals. Thus, these paths are forbidden or simply not wired, and shown as “-” in Table 7-3, “AT91CAP9S500A/AT91CAP9S250A Masters to Slaves Access,” on page 22. 21 6264CS–CAP–24-Mar-09 Table 7-3. AT91CAP9S500A/AT91CAP9S250A Masters to Slaves Access 11 MP Block Master 2 10 MP Block Master 1 9 MP Block Master 0 8 OHCI USB Host Ctrl 7 Ethernet MAC 6 DMA Ctrl 5 Image Sensor Interface 4 USB High Speed Device Ctrl 3 LCDCtrl 2 Peripheral DMA Ctrl 1 ARM926 Data 0 ARM926 Instruction Master 0 Internal SRAM 32 Kbytes X X X X X X X X X X X X 1 MP Block Slave 0 X X X X X X X X X X X X Internal ROM X X X X X X X X X X X X LCD Controller User Interface X X - - - - - - - X X X USB High Speed Device Interface X X - - - - X - - X X X OHCI USB Host Interface X X - - - - - - - X X X 3 MPBlock Slave 1 X X X X X X X X X X X X 4 External Bus Interface X X X X X X X X X X X X - DDR Port 0 X - - - - - - - - - - - 5 DDR Port 1 - X - - - - - - - - - - (1) (1) (1) (1) (1) (1) (1) (1) (1) X X(1) Slave 2 - 6 DDR Port 2 X DDR Port 3 X(1) X(1) X(1) X(1) X(1) X(1) X(1) X(1) X(1) X(1) X X X X X X X 7 MPBlock Slave 2 X X X X X X X X X X X X 8 MPBlock Slave 3 X X X X X X X X X X X X 9 Internal Peripherals X X X - - - X - - X X X Note: 22 1. DDR Port 2 or Port 3 is selectable for each master through the Matrix Remap Control Register. AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 7.6 Peripheral DMA Controller • Acting as one Matrix Master • Allows data transfers from/to peripheral to/from any memory space without any intervention of the processor. • Next Pointer Support, forbids strong real-time constraints on buffer management. • Twenty-two Channels – Two for each USART – Two for the Debug Unit – One for the TWI – One for the ADC Controller – Two for the AC97 Controller – Two for each Serial Synchronous Controller – Two for each Serial Peripheral Interface – One for the each Multimedia Card Interface The Peripheral DMA Controller handles transfer requests from the channel according to the following priorities (Low to High priorities): – DBGU Transmit Channel – USART2 Transmit Channel – USART1 Transmit Channel – USART0 Transmit Channel – AC97 Transmit Channel – SPI1 Transmit Channel – SPI0 Transmit Channel – SSC1 Transmit Channel – SSC0 Transmit Channel – DBGU Receive Channel – TWI Transmit/Receive Channel – ADC Receive Channel – USART2 Receive Channel – USART1 Receive Channel – USART0 Receive Channel – AC97 Receive Channel – SPI1 Receive Channel – SPI0 Receive Channel – SSC1 Receive Channel – SSC0 Receive Channel – MCI1 Transmit/Receive Channel – MCI0 Transmit/Receive Channel 23 6264CS–CAP–24-Mar-09 7.7 DMA Controller • Acting as one Matrix Master • Embeds 4 unidirectional channels with programmable priority • Address Generation – Source / destination address programming – Address increment, decrement or no change – DMA chaining support for multiple non-contiguous data blocks through use of linked lists – Scatter support for placing fields into a system memory area from a contiguous transfer. Writing a stream of data into non-contiguous fields in system memory – Gather support for extracting fields from a system memory area into a contiguous transfer – User enabled auto-reloading of source, destination and control registers from initially programmed values at the end of a block transfer – Auto-loading of source, destination and control registers from system memory at end of block transfer in block chaining mode – Unaligned system address to data transfer width supported in hardware • Channel Buffering – 8-word FIFO – Automatic packing/unpacking of data to fit FIFO width • Channel Control – Programmable multiple transaction size for each channel – Support for cleanly disabling a channel without data loss – Suspend DMA operation – Programmable DMA lock transfer support • Transfer Initiation – Support four External DMA Requests and four Internal DMA request from the MP Block – Support for Software handshaking interface. Memory mapped registers can be used to control the flow of a DMA transfer in place of a hardware handshaking interface • Interrupt – Programmable Interrupt generation on DMA Transfer completion Block Transfer completion, Single/Multiple transaction completion or Error condition 7.8 Debug and Test Features • ARM926 Real-time In-circuit Emulator – Two real-time Watchpoint Units – Two Independent Registers: Debug Control Register and Debug Status Register – Test Access Port Accessible through JTAG Protocol – Debug Communications Channel • Debug Unit – Two-pin UART 24 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A – Debug Communication Channel Interrupt Handling – Chip ID Register • IEEE1149.1 JTAG Boundary-scan on All Digital Pins 25 6264CS–CAP–24-Mar-09 8. Memories Figure 8-1. AT91CAP9S500A/AT91CAP9S250A Memory Mapping Internal Memory Mapping Address Memory Space 0x0000 0000 0x0000 0000 Internal Memories Boot Memory (1) 0x0010 0000 256M Bytes 0x0020 0000 0x0FFF FFFF 0x1000 0000 EBI Chip Select 0 0x0030 0000 256M Bytes SRAM MPB SLAVE0 MPB SLAVE0 0x0040 0000 ROM 0x1FFF FFFF 0x2000 0000 0x2FFF FFFF EBI Chip Select 1/ EBI BCRAMC 0x0050 0000 LCDC 256M Bytes 0x0060 0000 USB HOST EBI Chip Select 2 0x0080 0000 256M Bytes MPB SLAVE1 0x0090 0000 0x3FFF FFFF EBI Chip Select 3/ NAND Flash MPB SLAVE1 0x00A0 0000 256M Bytes MPB SLAVE1 0x00B0 0000 0x4FFF FFFF 0x5000 0000 0x5FFF FFFF 0x6000 0000 0x6FFF FFFF 0x7000 0000 UDPHS 0x0070 0000 0x3000 0000 0x4000 0000 Notes : (1) Can be ROM, EBI_NCS0 or SRAM depending on BMS and RCB0, RCB1 MPB SLAVE1 EBI Chip Select 4/ Compact Flash Slot 0 EBI Chip Select 5/ Compact Flash Slot 1 Peripheral Mapping 256M Bytes 0xFF00 0000 Reserved 16K Bytes UDPHS 16K Bytes 0xFFF7 8000 256M Bytes 0xFFF7 C000 System Controller Mapping 0xFFFF C000 TCO, TC1, TC2 16K Bytes MCI0 16K Bytes MCI1 16K Bytes 0xFFFF E200 TWI 16K Bytes 0xFFFF E400 USART0 16K Bytes 0xFFFF E600 USART1 16K Bytes 0xFFFF E800 USART2 16K Bytes 0xFFFF EA00 MATRIX 0xFFFF EB10 SSC0 16K Bytes CCFG 0xFFFF EC00 DMA 512 Bytes SSC1 16K Bytes DBGU 512 Bytes 0xFFF8 0000 EBI DDRSDRC 256M Bytes 0xFFF8 4000 0x7FFF FFFF 0x8000 0000 Reserved 0xFFF8 8000 MPB SLAVE2 Chip Select 0 256M Bytes 0x8FFF FFFF MPB SLAVE 2 Chip Select 1 256M Bytes 0xFFF9 4000 0xFFF9 8000 0x9FFF FFFF 0xA000 0000 MPB SLAVE 2 Chip Select 2 256M Bytes 0xFFF9 C000 0xB000 0000 MPB SLAVE 2 Chip Select 3 256M Bytes AC97C 16K Bytes SPI0 16K Bytes SPI1 0xC000 0000 16K Bytes 0xFFFF F200 CAN0 16K Bytes Reserved 16K Bytes 0xFFFB 4000 Reserved 16K Bytes EMAC 16K Bytes ADCC 16K Bytes 0xFFFC 4000 0xFFFF FFFF 26 16M Bytes 16M Bytes 16M Bytes 512 Bytes 512 Bytes AIC 512 bytes PIOA 512 bytes PIOB 512 Bytes PIOC 512 bytes PIOD 512 bytes Reserved 512 bytes PMC 256 Bytes 0xFFFF FD00 RSTC 16 Bytes 0xFFFF FD10 SHDC 16 Bytes 0xFFFF FD20 ISI 16K Bytes 0xFFFF FD30 Reserved 16K Bytes 0xFFFF FD40 0xFFFF FD50 0xFFFC 8000 208M Bytes 0xFFFF FA00 0xFFFF FC00 0xFFFC 0000 Undefined (Abort) 0xFCFF FFFF 0xFD00 0000 MPB SLAVE3 0xFE00 0000 MPB SLAVE3 0xFF00 0000 Internal Peripherals SMC 16K Bytes 0xFFFB C000 0xEFFF FFFF 0xFFFF F800 0xFFFB 8000 PWMC 0xF000 0000 512 bytes 0xFFFF F600 0xFFFB 0000 768M Bytes DDRSDRC 0xFFFF F400 0xFFFA C000 Undefined (Abort) 512 Bytes 0xFFFF F000 0xFFFA 4000 0xFFFA 8000 0xBFFF FFFF BCRAMC 0xFFFF EE00 0xFFFA 0000 0xAFFF FFFF 512 Bytes 0xFFF8 C000 0xFFF9 0000 0x9000 0000 ECC 0xFFFC C000 Reserved 16K Bytes SYSC 16K Bytes 0xFFFF FD60 0xFFFF FD70 0xFFFF C000 0xFFFF FFFF RTT 16 Bytes PIT 16 Bytes WDT 16 Bytes SCKCR 16 Bytes GPBR 16 Bytes Reserved 0xFFFF FFFF AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A A first level of address decoding is performed by the Bus Matrix, i.e., the implementation of the Advanced High-performance Bus (AHB) for its Master and Slave interfaces with additional features. Decoding breaks up the 4G bytes of address space into 16 banks of 256M bytes. The banks 1 to 7 are directed to the EBI that associates these banks to the external chip selects NCS0 to NCS5 and SDCS. The bank 0 is reserved for the addressing of the internal memories, and a second level of decoding provides 1M byte of internal memory area. The banks 8 to 11 are directed to MP Block (Slave 2) and may be used to address external memories. The bank 15 is split into three parts, one reserved for the peripherals that provides access to the Advanced Peripheral Bus (APB), the two others are directed to MP Block (Slave 3) and may provide access to the MP Block APB or to other AHB peripherals. Other areas are unused and performing an access within them provides an abort to the master requesting such an access. Each Master has its own bus and its own decoder, thus allowing a different memory mapping per Master. However, in order to simplify the mappings, all the masters have a similar address decoding. Regarding Master 0 and Master 1 (ARM926 Instruction and Data), three different Slaves are assigned to the memory space decoded at address 0x0: one for internal boot, one for external boot and one after remap. Refer to Table 8-1, “Internal Memory Mapping,” on page 28 for details. 8.1 Embedded Memories • 32 Kbyte ROM – Two Cycle Access at full matrix speed • 32 Kbyte Fast SRAM – Single Cycle Access at full matrix speed • 20 Kbyte MP Block Fast Dual Port RAM (ten 512x36 DPR instances) – Used as Dual Port RAM completely managed by MP Block • 32 Kbyte MP Block Fast Single Port RAM (eight 512x72 SPR instances) – Used as Single Port RAM completely managed by MP Block 27 6264CS–CAP–24-Mar-09 8.1.1 Internal Memory Mapping Table 8-1 summarizes the Internal Memory Mapping, depending on the Remap Command Bit (RBC) status and the BMS state at reset. REMAP allows the user to layout the internal SRAM bank to 0x0 to ease development. This is done by software once the system boots. Refer to the Bus Matrix Section for more details. When REMAP = 0, BMS allows the user to lay out to 0x0, at his convenience, the ROM or an external memory. This is done by way of hardware at reset. Table 8-1. Internal Memory Mapping Address ARM926 I RCB0 = 0 0x0000 0000 BMS = 0 BMS = 1 NCS0 ROM ARM926 D RCB0 = 1 SRAM Other Masters RCB1 = 0 BMS = 0 BMS = 1 NCS0 ROM RCB1 = 1 SRAM Abort 8.1.1.1 Internal 32 Kbyte Fast SRAM The AT91CAP9S500A/AT91CAP9S250A integrates a 32 Kbyte SRAM, mapped at address 0x0010 0000, which is accessible from the AHB bus. This SRAM is single cycle accessible at full matrix speed. 8.1.1.2 Internal ROM The AT91CAP9S500A/AT91CAP9S250A embeds an Internal ROM, which contains the SAM-BA® program. At any time, the ROM is mapped at address 0x0040 0000. It is also accessible at address 0x0 (BMS =1) after the reset and before the Remap Command. 8.1.2 Boot Strategies The system always boots at address 0x0. To ensure maximum boot possibilities, the memory layout can be changed with two parameters. The AT91CAP9S500A/AT91CAP9S250A Bus Matrix manages a boot memory that depends on the level on the BMS pin at reset. The internal memory area mapped between address 0x0 and 0x000F FFFF is reserved to this effect. Note: Memory blocks not affected by these parameters can always be seen at their specified base addresses. See the complete memory map presented in Figure 8-1 on page 26. If BMS is detected at 1, the boot memory is the embedded ROM. If BMS is detected at 0, the boot memory is the memory connected on Chip Select 0 of the External Bus Interface. 8.1.2.1 BMS = 1, boot on embedded ROM The system boots on Boot Program. • Boot on on-chip RC oscillator • Auto baudrate detection • Downloads and runs an application from external storage media into internal SRAM • Downloaded code size depends on embedded SRAM size • Automatic detection of valid application 28 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A • Bootloader on a non-volatile memory – NAND Flash – SDCard on MCI0 – SPI DataFlash®/Serial Flash connected on NPCS0 and NPCS1 of the SPI0 – EEPROM on TWI • SAM-BA Boot in case no valid program is detected in external NVM, supporting: – Serial communication on a DBGU – USB Device HS Port 8.1.2.2 BMS = 0, boot on external memory • Boot on on-chip RC • Boot with the default configuration for the Static Memory Controller, byte select mode, 16-bit data bus, Read/Write controlled by Chip Select, allows boot on 16-bit non-volatile memory. For optimization purposes, nothing else is done. To speed up the boot sequence user programmed software should perform a complete configuration: • Program the PMC (main oscillator enable or bypass mode) • Program and Start the PLL • Reprogram the SMC setup, cycle, hold, mode timings registers for CS0 to adapt them to the new clock • Switch the main clock to the new value 8.2 External Memories The external memories are accessed through the External Bus Interfaces. Each Chip Select line has a 256 Mbyte memory area assigned. Refer to Figure 8-1 on page 26. 8.2.1 External Bus Interface The AT91CAP9S500A/AT91CAP9S250A features one External Bus Interface to offer high bandwidth to the system and to prevent any bottleneck while accessing the external memories. • Optimized for Application Memory Space support • Integrates four External Memory Controllers: – Static Memory Controller – 4-port DDR/SDRAM Controller – Burst/Cellular RAM Controller – SLC NAND Flash ECC Controller • Additional logic for NAND Flash and CompactFlashTM • Optional Full 32-bit External Data Bus • Up to 26-bit Address Bus (up to 64 Mbytes linear per chip select) • Up to 6 chip selects, configurable assignment: – Static Memory Controller on NCS0 – Burst/CellularRAM Controller or Static Memory Controller on NCS1 – Static Memory Controller on NCS2 29 6264CS–CAP–24-Mar-09 – Static Memory Controller on NCS3, Optional NAND Flash support – Static Memory Controller on NCS4 - NCS5, Optional CompactFlash support • One dedicated chip select: – DDR/SDRAM Controller on SDCS 8.2.2 Static Memory Controller • 8-, 16- or 32-bit Data Bus • Multiple Access Modes supported – Byte Write or Byte Select Lines – Asynchronous read in Page Mode supported (4- up to 32-byte page size) • Multiple device adaptability – Compliant with LCD Module – Control signals programmable setup, pulse and hold time for each Memory Bank • Multiple Wait State Management – Programmable Wait State Generation – External Wait Request – Programmable Data Float Time • Slow Clock mode supported 8.2.3 DDR/SDRAM Controller • Supported devices: – Standard and Low Power SDRAM (Mobile SDRAM) – Mobile DDR • Numerous configurations supported – 2K, 4K, 8K Row Address Memory Parts – SDRAM with two or four Internal Banks – SDRAM with 16- or 32-bit Data Path – Mobile DDR with four Internal Banks – Mobile DDR with 16-bit Data Path • Programming facilities – Word, half-word, byte access – Automatic page break when Memory Boundary has been reached – Multibank Ping-pong Access – Timing parameters specified by software – Automatic refresh operation, refresh rate is programmable – Multiport (4 Ports) • Energy-saving capabilities – Self-refresh, power down and deep power down modes supported • Error detection – Refresh Error Interrupt • DDR/SDRAM Power-up Initialization by software 30 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A • SDRAM CAS Latency of 1, 2 and 3 supported • DDR CAS latency of 3 supported • Auto Precharge Command not used 8.2.4 Burst Cellular RAM Controller • Supported devices: – Synchronous Cellular RAM version 1.0, 1.5 and 2.0 • Numerous configurations supported – 64K, 128K, 256K, 512K Row Address Memory Parts – Cellular RAM with 16- or 32-bit Data Path • Programming facilities – Word, half-word, byte access – Automatic page break when Memory Boundary has been reached – Timing parameters specified by software – Only Continuous read or write burst supported • Energy-saving capabilities – Standby and Deep Power Down (DPD) modes supported – Low Power features (PASR/TCSR) supported • Cellular RAM Power-up Initialization by hardware • Cellular RAM CAS latency of 2 and 3 supported (Version 1.0) • Cellular RAM CAS latency of 2, 3, 4, 5 and 6 supported (Version 1.5 and 2.0) • Cellular RAM variable or fixed latency supported (Version 1.5 and 2.0) • Multiplexed address/data bus supported (Version 2.0) • Asynchronous and Page mode not supported 8.2.5 NAND Flash Error Corrected Code Controller • Hardware Error Corrected Code (ECC) Generation – Detection and Correction by Software • Supports NAND Flash and SmartMedia™ Devices with 8- or 16-bit Data Path • Supports NAND Flash/SmartMedia with Page Sizes of 528, 1056, 2112 and 4224 Bytes Specified by Software • Supports 1 bit correction for a page of 512,1024,2048 and 4096 Bytes with 8- or 16-bit Data Path • Supports 1 bit correction per 512 bytes of data for a page size of 512, 2048 and 4096 Bytes with 8-bit Data Path • Supports 1 bit correction per 256 bytes of data for a page size of 512, 2048 and 4096 Bytes with 8-bit Data Path 31 6264CS–CAP–24-Mar-09 9. System Controller The System Controller is a set of peripherals, which allow handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc. The System Controller User Interface also embeds the registers that allow configuration of the Matrix and a set of registers for the chip configuration. The chip configuration registers are used to configure: – EBI chip select assignment and voltage range for external memories – MP Block The System Controller peripherals are all mapped within the highest 16 Kbytes of address space, between addresses 0xFFFF C000 and 0xFFFF FFFF. However, all the registers of System Controller are mapped on the top of the address space. This allows all the registers of the System Controller to be addressed from a single pointer by using the standard ARM instruction set, as the Load/Store instructions have an indexing mode of ± 4 Kbytes. Figure 9-1 on page 33 shows the System Controller block diagram. Figure 8-1 on page 26 shows the mapping of the User Interfaces of the System Controller peripherals. 32 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 9.1 System Controller Block Diagram Figure 9-1. AT91CAP9S500A/AT91CAP9S250A System Controller Block Diagram System Controller VDDCORE Powered irq0-irq1 fiq nirq nfiq Advanced Interrupt Controller periph_irq[2..29] int pit_irq rtt_irq wdt_irq dbgu_irq pmc_irq rstc_irq ntrst por_ntrst MCK periph_nreset PCK dbgu_txd dbgu_rxd MCK debug periph_nreset proc_nreset dbgu_irq Debug Unit debug Periodic Interval Timer pit_irq Watchdog Timer wdt_irq jtag_nreset SLCK debug idle proc_nreset ARM926EJ-S Boundary Scan TAP Controller MCK wdt_fault WDRPROC NRST periph_nreset Bus Matrix rstc_irq por_ntrst jtag_nreset VDDCORE POR VDDBU POR Reset Controller periph_nreset proc_nreset backup_nreset VDDBU Powered SLCK SLCK backup_nreset Real-Time Timer rtt_irq rtt_alarm SLCK SHDN Shut-Down Controller WKUP XOUT32 SLOW CLOCK OSC 4 General-purpose Backup Registers rtt_alarm UTMI PLL XOUT periph_clk[28] periph_nreset SLCK XIN battery_save UDPHSCK backup_nreset XIN32 Voltage Controller periph_clk[2..31] pck[0-3] int UDPHSCK MAIN OSC MAINCK USB High-speed Device Port periph_irq[28] PCK Power Management Controller UHPCK UHPCK periph_clk[29] PLLRCA PLLA PLLACK MCK periph_nreset PLLRCB PLLB PLLBCK pmc_irq periph_irq[29] periph_nreset idle periph_nreset periph_clk[2] dbgu_rxd periph_irq[2] irq0-irq1 fiq dbgu_txd USB Host Port periph_clk[7..31] PA0-PA31 PB0-PB31 PC0-PC31 PD0-PD31 PIO Controllers periph_nreset periph_irq[7..27] Embedded Peripherals in out enable 33 6264CS–CAP–24-Mar-09 9.2 Reset Controller • Based on two Power-on-Reset cells – One on VDDBU and one on VDDCORE • Status of the last reset – Either general reset (VDDBU rising), wake-up reset (VDDCORE rising), software reset, user reset or watchdog reset • Controls the internal resets and the NRST pin output – Allows shaping a reset signal for the external devices 9.3 Shutdown Controller • Shutdown and Wake-Up logic – Software programmable assertion of the SHDN pin – Deassertion Programmable on a WKUP pin level change or on alarm 9.4 Clock Generator • Embeds a low power 32,768 Hz Slow Clock Oscillator and a low power RC oscillator – Provides the permanent Slow Clock SLCK to the system • Embeds the Main Oscillator – Oscillator bypass feature – Supports 8 to 16 MHz crystals – 12 MHz crystal is required for USB High-Speed Device • Embeds 2 programmable PLLs – Output 80 to 240 MHz clocks – Integrates an input divider to increase output accuracy • Embeds 1 UTMI PLL – 480 MHz Fixed frequency from 12 MHz input clock – Integrated filter 34 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A Figure 9-2. Clock Generator Block Diagram Clock Generator XIN32 Slow Clock Oscillator Slow Clock SLCK Main Oscillator Main Clock MAINCK PLLRCA PLL and Divider A PLLA Clock PLLACK PLLRCB PLL and Divider B PLLB Clock PLLBCK XOUT32 XIN XOUT Status Control Power Management Controller 9.5 Slow Clock Selection The AT91CAP9S500A/AT91CAP9S250A slow clock can be generated either by an external 32768Hz crystal or the on-chip RC oscillator. The 32768Hz crystal oscillator can be bypassed to accept an external slow clock on XIN32. Configuration is located in the slow clock control register (SCKCR) located at address 0xFFFFFD50 in the backed up part of the system controller and so is preserved while VDDBU is present. Refer to the “Clock Generator” section for more details. 9.6 Power Management Controller • Provides: – the Processor Clock PCK – the Master Clock MCK, in particular to the Matrix and the memory interfaces – the USB High-speed Device Clock UDPHSCK – the USB Host Clock UHPCK – independent peripheral clocks, typically at the frequency of MCK – four programmable clock outputs: PCK0 to PCK3 • Five flexible operating modes: – Normal Mode, processor and peripherals running at a programmable frequency – Idle Mode, processor stopped waiting for an interrupt – Slow Clock Mode, processor and peripherals running at low frequency – Standby Mode, mix of Idle and Backup Mode, peripheral running at low frequency, processor stopped waiting for an interrupt – Backup Mode, Main Power Supplies off, VDDBU powered by a battery 35 6264CS–CAP–24-Mar-09 Figure 9-3. AT91CAP9S500A/AT91CAP9S250A Power Management Controller Block Diagram Processor Clock Controller int Master Clock Controller SLCK MAINCK PLLACK PLLBCK PCK Idle Mode Divider /1,/2,/4 Prescaler /1,/2,/4,...,/64 MCK Peripherals Clock Controller periph_clk[..] ON/OFF DDRCK Programmable Clock Controller SLCK MAINCK PLLACK PLLBCK ON/OFF Prescaler /1,/2,/4,...,/64 pck[..] USB Clock Controller PLLBCK 9.7 Divider /1,/2,/4 ON/OFF UHPCK Periodic Interval Timer • Includes a 20-bit Periodic Counter, with less than 1 µs accuracy • Includes a 12-bit Interval Overlay Counter • Real-time OS or Linux®/WinCE® compliant tick generator 9.8 Watchdog Timer • 16-bit key-protected only-once-Programmable Counter • Windowed, prevents the processor to be in a dead-lock on the watchdog access 9.9 Real-time Timer • Two Real-time Timers, allowing backup of time with different accuracies – 32-bit Free-running back-up Counter – Integrates a 16-bit programmable prescaler running on the embedded 32,768 Hz oscillator – Alarm Register to generate a wake-up of the system through the Shutdown Controller 9.10 General-Purpose Backup Registers • Four 32-bit backup general-purpose registers 36 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 9.11 Advanced Interrupt Controller • Controls the interrupt lines (nIRQ and nFIQ) of the ARM Processor • Thirty-two individually maskable and vectored interrupt sources – Source 0 is reserved for the Fast Interrupt Input (FIQ) – Source 1 is reserved for system peripherals (PIT, RTT, PMC, DBGU, etc.) – Programmable Edge-triggered or Level-sensitive Internal Sources – Programmable Positive/Negative Edge-triggered or High/Low Level-sensitive • Four External Sources plus the Fast Interrupt signal • 8-level Priority Controller – Drives the Normal Interrupt of the processor – Handles priority of the interrupt sources 1 to 31 – Higher priority interrupts can be served during service of lower priority interrupt • Vectoring – Optimizes Interrupt Service Routine Branch and Execution – One 32-bit Vector Register per interrupt source – Interrupt Vector Register reads the corresponding current Interrupt Vector • Protect Mode – Easy debugging by preventing automatic operations when protect models are enabled • Fast Forcing – Permits redirecting any normal interrupt source on the Fast Interrupt of the processor 9.12 Debug Unit • Composed of two functions – Two-pin UART – Debug Communication Channel (DCC) support • Two-pin UART – Implemented features are 100% compatible with the standard Atmel USART – Independent receiver and transmitter with a common programmable Baud Rate Generator – Even, Odd, Mark or Space Parity Generation – Parity, Framing and Overrun Error Detection – Automatic Echo, Local Loopback and Remote Loopback Channel Modes – Support for two PDC channels with connection to receiver and transmitter • Debug Communication Channel Support – Offers visibility of and interrupt trigger from COMMRX and COMMTX signals from the ARM Processor’s ICE Interface 37 6264CS–CAP–24-Mar-09 9.13 Chip Identification • Chip ID: 0x039A03A1 (for DevChip) • JTAG ID: 0x15B1B03F • ARM926 TAP ID: 0x0792603F 9.14 PIO Controllers • 4 PIO Controllers, PIOA to PIOD, controlling a total of 128 I/O Lines • Each PIO Controller controls up to 32 programmable I/O Lines – PIOA has 32 I/O Lines – PIOB has 32 I/O Lines – PIOC has 32 I/O Lines – PIOD has 32 I/O Lines • Fully programmable through Set/Clear Registers • Multiplexing of two peripheral functions per I/O Line • For each I/O Line (whether assigned to a peripheral or used as general purpose I/O) – Input change interrupt – Glitch filter – Multi-drive option enables driving in open drain – Programmable pull up on each I/O line – Pin data status register, supplies visibility of the level on the pin at any time • Synchronous output, provides Set and Clear of several I/O lines in a single write 38 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 10. Peripherals 10.1 User Interface The peripherals are mapped in the upper 256 Mbytes of the address space between the addresses 0xFFFA 0000 and 0xFFFC FFFF. Each user peripheral is allocated 16 Kbytes of address space. A complete memory map is presented in Figure 8-1 on page 26. 10.2 Identifiers The AT91CAP9S500A/AT91CAP9S250A embeds a wide range of peripherals. Table 10-1 defines the Peripheral Identifiers of the AT91CAP9S500A/AT91CAP9S250A. A peripheral identifier is required for the control of the peripheral interrupt with the Advanced Interrupt Controller and for the control of the peripheral clock with the Power Management Controller. Table 10-1. AT91CAP9S500A/AT91CAP9S250A Peripheral Identifiers Peripheral ID Peripheral Mnemonic 0 AIC 1 SYSC 2 PIOA-D 3 MPB0 MP Block Peripheral 0 4 MPB1 MP Block Peripheral 1 5 MPB2 MP Block Peripheral 2 6 MPB3 MP Block Peripheral 3 7 MPB4 MP Block Peripheral 4 8 US0 USART 0 9 US1 USART 1 10 US2 USART 2 11 MCI0 Multimedia Card Interface 0 12 MCI1 Multimedia Card Interface 1 13 CAN CAN Controller 14 TWI Two-Wire Interface 15 SPI0 Serial Peripheral Interface 0 16 SPI1 Serial Peripheral Interface 1 17 SSC0 Synchronous Serial Controller 0 18 SSC1 Synchronous Serial Controller 1 19 AC97 AC97 Controller 20 TC0, TC1, TC2 21 PWMC Pulse Width Modulation Controller 22 EMAC Ethernet MAC 23 Reserved Peripheral Name Advanced Interrupt Controller External Interrupt FIQ System Controller Interrupt Parallel I/O Controller A to D Timer/Counter 0, 1 and 2 Reserved 39 6264CS–CAP–24-Mar-09 Table 10-1. 10.2.1 10.2.1.1 AT91CAP9S500A/AT91CAP9S250A Peripheral Identifiers (Continued) Peripheral ID Peripheral Mnemonic 24 ADCC 25 ISI 26 LCDC LCD Controller 27 DMA DMA Controller 28 UDPHS 29 UHP USB Host Port 30 AIC Advanced Interrupt Controller IRQ0 31 AIC Advanced Interrupt Controller IRQ1 Peripheral Name External Interrupt ADC Controller Image Sensor Interface USB High Speed Device Port Peripheral Interrupts and Clock Control System Interrupt The System Interrupt in Source 1 is the wired-OR of the interrupt signals coming from: • the DDR/SDRAM Controller • the BCRAM Controller • the Debug Unit • the Periodic Interval Timer • the Real-Time Timer • the Watchdog Timer • the Reset Controller • the Power Management Controller • the MP Block The clock of these peripherals cannot be deactivated and Peripheral ID 1 can only be used within the Advanced Interrupt Controller. 10.2.1.2 External Interrupts All external interrupt signals, i.e., the Fast Interrupt signal FIQ or the Interrupt signals IRQ0 to IRQ1, use a dedicated Peripheral ID. However, there is no clock control associated with these peripheral IDs. 10.2.1.3 Timer Counter Interrupts The three Timer Counter channels interrupt signals are OR-wired together to provide the interrupt source 19 of the Advanced Interrupt Controller. This forces the programmer to read all Timer Counter status registers before branching the right Interrupt Service Routine. The Timer Counter channels clocks cannot be deactivated independently. Switching off the clock of the Peripheral 19 disables the clock of the 3 channels. 40 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 10.2.2 DMA Controller Request Signals The requests to the DMA Controller may come from eight different sources: • four external requests • four internal requests from the MPBlock Table 10-2. DMA Controller Request Source and Signal Names Internal DMA Request from MPBlock External DMA Request Channel 7 Channel 6 Channel 5 Channel 4 Channel 3 Channel 2 Channel 1 Channel 0 MP_DMARQ3 MP_DMARQ2 MP_DMARQ1 MP_DMARQ0 DMARQ3 DMARQ2 DMARQ1 DMARQ0 Each request source is selected through the DMAC Channel x Configuration Register. It is also necessary to choose the hardware handshaking interface from the SRC_H2SEL and DST_H2SEL fields. (For more details, see the DMA Controller (DMAC) section and DMAC User Interface in the product datasheet.) 10.3 Peripheral Signal Multiplexing on I/O Lines The AT91CAP9S500A/AT91CAP9S250A features 4 PIO controllers, PIOA, PIOB, PIOC and PIOD, that multiplex the I/O lines of the peripheral set. Each PIO Controller controls up to 32 lines. Each line can be assigned to one of two peripheral functions, A or B. The multiplexing tables in the following paragraphs define how the I/O lines of the peripherals A and B are multiplexed on the PIO Controllers. The two columns “Function” and “Comments” have been inserted in this table for the user’s own comments; they may be used to track how pins are defined in an application. Note that some peripheral functions which are output only may be duplicated within both tables. The column “Reset State” indicates whether the PIO Line resets in I/O mode or in peripheral mode. If I/O is mentioned, the PIO Line resets in input with the pull-up enabled, so that the device is maintained in a static state as soon as the reset is released. As a result, the bit corresponding to the PIO Line in the register PIO_PSR (Peripheral Status Register) resets low. If a signal name is mentioned in the “Reset State” column, the PIO Line is assigned to this function and the corresponding bit in PIO_PSR resets high. This is the case of pins controlling memories, in particular the address lines, which require the pin to be driven as soon as the reset is released. Note that the pull-up resistor is also enabled in this case. 41 6264CS–CAP–24-Mar-09 10.3.1 PIO Controller A Multiplexing Table 10-3. Multiplexing on PIO Controller A PIO Controller A Application Usage Reset State Power Supply SPI0_MISO I/O VDDIOP0 MCI0_CD SPI0_MOSI I/O VDDIOP0 PA2 MCI0_CK SPI0_SPCK I/O VDDIOP0 PA3 MCI0_D1 SPI0_NPCS1 I/O VDDIOP0 PA4 MCI0_D2 SPI0_NPCS2 I/O VDDIOP0 PA5 MCI0_D3 SPI0_NPCS0 I/O VDDIOP0 PA6 AC97FS I/O VDDIOP0 PA7 AC97CK I/O VDDIOP0 PA8 AC97TX I/O VDDIOP0 PA9 AC97RX I/O VDDIOP0 PA10 IRQ0 PWM1 I/O VDDIOP0 PA11 DMARQ0 PWM3 I/O VDDIOP0 PA12 CANTX PCK0 I/O VDDIOP0 PA13 CANRX I/O VDDIOP0 PA14 TCLK2 IRQ1 I/O VDDIOP0 PA15 DMARQ3 PCK2 I/O VDDIOP0 PA16 MCI1_CK ISI_D0 I/O VDDIOP1 can be removed PA17 MCI1_CD ISI_D1 I/O VDDIOP1 can be removed PA18 MCI1_D0 ISI_D2 I/O VDDIOP1 can be removed PA19 MCI1_D1 ISI_D3 I/O VDDIOP1 can be removed PA20 MCI1_D2 ISI_D4 I/O VDDIOP1 can be removed PA21 MCI1_D3 ISI_D5 I/O VDDIOP1 can be removed PA22 TXD0 ISI_D6 I/O VDDIOP1 can be removed PA23 RXD0 ISI_D7 I/O VDDIOP1 can be removed PA24 RTS0 ISI_PCK I/O VDDIOP1 can be removed PA25 CTS0 ISI_HSYNC I/O VDDIOP1 can be removed PA26 SCK0 ISI_VSYNC I/O VDDIOP1 can be removed PA27 PCK1 ISI_MCK I/O VDDIOP1 can be removed PA28 SPI0_NPCS3 ISI_D8 I/O VDDIOP1 can be removed PA29 TIOA0 ISI_D9 I/O VDDIOP1 can be removed PA30 TIOB0 ISI_D10 I/O VDDIOP1 can be removed PA31 DMARQ1 ISI_D11 I/O VDDIOP1 can be removed I/O Line Peripheral A Peripheral B PA0 MCI0_D0 PA1 Note: 42 Comments Function 324-BGA pkg Options(1) 1. The user must ensure that removing the designated pins does not have an adverse effect on the intended application. AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 10.3.2 PIO Controller B Multiplexing Table 10-4. Multiplexing on PIO Controller B PIO Controller B Application Usage Reset State Power Supply TF0 I/O VDDIOP0 PB1 TK0 I/O VDDIOP0 PB2 TD0 I/O VDDIOP0 PB3 RD0 I/O VDDIOP0 PB4 RK0 TWD I/O VDDIOP0 PB5 RF0 TWCK I/O VDDIOP0 PB6 TF1 TIOA1 I/O VDDIOP0 PB7 TK1 TIOB1 I/O VDDIOP0 PB8 TD1 PWM2 I/O VDDIOP0 PB9 RD1 LCDCC I/O VDDIOP0 PB10 RK1 PCK1 I/O VDDIOP0 PB11 RF1 I/O VDDIOP0 PB12 SPI1_MISO I/O VDDIOP0 PB13 SPI1_MOSI AD0 I/O VDDIOP0 PB14 SPI1_SPCK AD1 I/O VDDIOP0 PB15 SPI1_NPCS0 AD2 I/O VDDIOP0 PB16 SPI1_NPCS1 AD3 I/O VDDIOP0 PB17 SPI1_NPCS2 AD4 I/O VDDIOP0 PB18 SPI1_NPCS3 AD5 I/O VDDIOP0 PB19 PWM0 AD6 I/O VDDIOP0 PB20 PWM1 AD7 I/O VDDIOP0 PB21 ETXCK/EREFCK TIOA2 I/O VDDIOP0 can be removed PB22 ERXDV TIOB2 I/O VDDIOP0 can be removed PB23 ETX0 PCK3 I/O VDDIOP0 can be removed PB24 ETX1 I/O VDDIOP0 can be removed PB25 ERX0 I/O VDDIOP0 can be removed PB26 ERX1 I/O VDDIOP0 can be removed PB27 ERXER I/O VDDIOP0 can be removed PB28 ETXEN TCLK0 I/O VDDIOP0 can be removed PB29 EMDC PWM3 I/O VDDIOP0 can be removed PB30 EMDIO I/O VDDIOP0 can be removed PB31 ADTRIG I/O VDDIOP0 can be removed I/O Line Peripheral A PB0 Note: Peripheral B EF100 Comments Function 324-BGA pkg Options(1) 1. The user must ensure that removing the designated pins does not have an adverse effect on the intended application. 43 6264CS–CAP–24-Mar-09 10.3.3 PIO Controller C Multiplexing Table 10-5. Multiplexing on PIO Controller C PIO Controller C Application Usage Reset State Power Supply LCDVSYNC I/O VDDIOP0 can be removed PC1 LCDHSYNC I/O VDDIOP0 can be removed PC2 LCDDOTCK I/O VDDIOP0 can be removed PC3 LCDDEN PWM1 I/O VDDIOP0 can be removed PC4 LCDD0 LCDD3 I/O VDDIOP0 can be removed PC5 LCDD1 LCDD4 I/O VDDIOP0 can be removed PC6 LCDD2 LCDD5 I/O VDDIOP0 can be removed PC7 LCDD3 LCDD6 I/O VDDIOP0 can be removed PC8 LCDD4 LCDD7 I/O VDDIOP0 can be removed PC9 LCDD5 LCDD10 I/O VDDIOP0 can be removed PC10 LCDD6 LCDD11 I/O VDDIOP0 can be removed PC11 LCDD7 LCDD12 I/O VDDIOP0 can be removed PC12 LCDD8 LCDD13 I/O VDDIOP0 can be removed PC13 LCDD9 LCDD14 I/O VDDIOP0 can be removed PC14 LCDD10 LCDD15 I/O VDDIOP0 can be removed PC15 LCDD11 LCDD19 I/O VDDIOP0 can be removed PC16 LCDD12 LCDD20 I/O VDDIOP0 can be removed PC17 LCDD13 LCDD21 I/O VDDIOP0 can be removed PC18 LCDD14 LCDD22 I/O VDDIOP0 can be removed PC19 LCDD15 LCDD23 I/O VDDIOP0 can be removed PC20 LCDD16 ETX2 I/O VDDIOP0 can be removed PC21 LCDD17 ETX3 I/O VDDIOP0 can be removed PC22 LCDD18 ERX2 I/O VDDIOP0 can be removed PC23 LCDD19 ERX3 I/O VDDIOP0 can be removed PC24 LCDD20 ETXER I/O VDDIOP0 can be removed PC25 LCDD21 ECRS I/O VDDIOP0 can be removed PC26 LCDD22 ECOL I/O VDDIOP0 can be removed PC27 LCDD23 ERXCK I/O VDDIOP0 can be removed PC28 PWM0 TCLK1 I/O VDDIOP0 PC29 PCK0 PWM2 I/O VDDIOP0 PC30 DRXD I/O VDDIOP0 PC31 DTXD I/O VDDIOP0 I/O Line Peripheral A PC0 Note: 44 Peripheral B Comments Function 324-BGA pkg Options(1) 1. The user must ensure that removing the designated pins does not have an adverse effect on the intended application. AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 10.3.4 PIO Controller D Multiplexing Table 10-6. Multiplexing on PIO Controller D PIO Controller D Application Usage Reset State Power Supply SPI0_NPCS2 I/O VDDIOP0 can be removed RXD1 SPI0_NPCS3 I/O VDDIOP0 can be removed PD2 TXD2 SPI1_NPCS2 I/O VDDIOP0 can be removed PD3 RXD2 SPI1_NPCS3 I/O VDDIOP0 can be removed PD4 FIQ I/O VDDIOP0 can be removed PD5 DMARQ2 RTS2 I/O VDDIOP0 can be removed PD6 NWAIT CTS2 I/O VDDIOM can be removed PD7 NCS4/CFCS0 RTS1 I/O VDDIOM can be removed PD8 NCS5/CFCS1 CTS1 I/O VDDIOM can be removed PD9 CFCE1 SCK2 I/O VDDIOM can be removed PD10 CFCE2 SCK1 I/O VDDIOM can be removed PD11 NCS2 I/O VDDIOM PD12 A23 A23 VDDIOM PD13 A24 A24 VDDIOM PD14 A25/CFRNW A25 VDDIOM PD15 NCS3/NANDCS I/O VDDIOM PD16 D16 I/O VDDIOM PD17 D17 I/O VDDIOM PD18 D18 I/O VDDIOM PD19 D19 I/O VDDIOM PD20 D20 I/O VDDIOM PD21 D21 I/O VDDIOM PD22 D22 I/O VDDIOM PD23 D23 I/O VDDIOM PD24 D24 I/O VDDIOM PD25 D25 I/O VDDIOM PD26 D26 I/O VDDIOM PD27 D27 I/O VDDIOM PD28 D28 I/O VDDIOM PD29 D29 I/O VDDIOM PD30 D30 I/O VDDIOM PD31 D31 I/O VDDIOM I/O Line Peripheral A Peripheral B PD0 TXD1 PD1 Note: Comments Function 324-BGA pkg Options(1) 1. The user must ensure that removing the designated pins does not have an adverse effect on the intended application. 45 6264CS–CAP–24-Mar-09 10.4 10.4.1 Embedded Peripherals Serial Peripheral Interface • Supports communication with serial external devices – Four chip selects with external decoder support allow communication with up to 15 peripherals – Serial memories, such as DataFlash and 3-wire EEPROMs – Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors – External co-processors • Master or slave serial peripheral bus interface – 8- to 16-bit programmable data length per chip select – Programmable phase and polarity per chip select – Programmable transfer delays between consecutive transfers and between clock and data per chip select – Programmable delay between consecutive transfers – Selectable mode fault detection • Very fast transfers supported – Transfers with baud rates up to MCK – The chip select line may be left active to speed up transfers on the same device 10.4.2 Two-wire Interface • Compatibility with standard two-wire serial memory • One, two or three bytes for slave address • Sequential read/write operations 10.4.3 USART • Programmable Baud Rate Generator • 5- to 9-bit full-duplex synchronous or asynchronous serial communications – 1, 1.5 or 2 stop bits in Asynchronous Mode or 1 or 2 stop bits in Synchronous Mode – Parity generation and error detection – Framing error detection, overrun error detection – MSB- or LSB-first – Optional break generation and detection – By 8 or by-16 over-sampling receiver frequency – Hardware handshaking RTS-CTS – Receiver time-out and transmitter timeguard – Optional Multi-drop Mode with address generation and detection – Optional Manchester Encoding • RS485 with driver control signal • ISO7816, T = 0 or T = 1 Protocols for interfacing with smart cards – NACK handling, error counter with repetition and iteration limit 46 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A • IrDA modulation and demodulation – Communication at up to 115.2 Kbps • Test Modes – Remote Loopback, Local Loopback, Automatic Echo 10.4.4 Synchronous Serial Controller • Provides serial synchronous communication links used in audio and telecom applications (with CODECs in Master or Slave Modes, I2S, TDM Buses, Magnetic Card Reader, etc.) • Contains an independent receiver and transmitter and a common clock divider • Offers a configurable frame sync and data length • Receiver and transmitter can be programmed to start automatically or on detection of different event on the frame sync signal • Receiver and transmitter include a data signal, a clock signal and a frame synchronization signal 10.4.5 AC97 Controller • Compatible with AC97 Component Specification V2.2 • Capable to Interface with a Single Analog Front end • Three independent RX Channels and three independent TX Channels – One RX and one TX channel dedicated to the AC97 Analog Front end control – One RX and one TX channel for data transfers, associated with a PDC – One RX and one TX channel for data transfers with no PDC • Time Slot Assigner allowing to assign up to 12 time slots to a channel • Channels support mono or stereo up to 20 bit sample length – Variable sampling rate AC97 Codec Interface (48KHz and below) 10.4.6 Timer Counter • Three 16-bit Timer Counter Channels • Wide range of functions including: – Frequency Measurement – Event Counting – Interval Measurement – Pulse Generation – Delay Timing – Pulse Width Modulation – Up/down Capabilities • Each channel is user-configurable and contains: – Three external clock inputs – Five internal clock inputs – Two multi-purpose input/output signals • Two global registers that act on all three TC Channels 47 6264CS–CAP–24-Mar-09 10.4.7 Pulse Width Modulation Controller • 4 channels, one 16-bit counter per channel • Common clock generator, providing Thirteen Different Clocks – A Modulo n counter providing eleven clocks – Two independent Linear Dividers working on modulo n counter outputs • Independent channel programming – Independent Enable Disable Commands – Independent Clock Selection – Independent Period and Duty Cycle, with Double Buffering – Programmable selection of the output waveform polarity – Programmable center or left aligned output waveform 10.4.8 Multimedia Card Interface • 2 double-channel Multimedia Card Interface, allowing concurrent transfers with 2 cards • Compatibility with MultiMedia Card Specification Version 3.31 • Compatibility with SD Memory Card Specification Version 1.0 • Compatibility with SDIO Specification Version V1.0. • Cards clock rate up to Master Clock divided by 2 • Embedded power management to slow down clock rate when not used • Each MCI has one slot supporting – One MultiMediaCard bus (up to 30 cards) or – One SD Memory Card – One SDIO Card • Support for stream, block and multi-block data read and write 10.4.9 CAN Controller • Fully compliant with 16-mailbox CAN 2.0A and 2.0B CAN Controllers • Bit rates up to 1Mbit/s. • Object-oriented mailboxes, each with the following properties: – CAN Specification 2.0 Part A or 2.0 Part B Programmable for Each Message – Object Configurable as receive (with overwrite or not) or transmit – Local Tag and Mask Filters up to 29-bit Identifier/Channel – 32 bits access to Data registers for each mailbox data object – Uses a 16-bit time stamp on receive and transmit message – Hardware concatenation of ID unmasked bitfields to speedup family ID processing – 16-bit internal timer for Time Stamping and Network synchronization – Programmable reception buffer length up to 16 mailbox object – Priority Management between transmission mailboxes – Autobaud and listening mode – Low power mode and programmable wake-up on bus activity or by the application – Data, Remote, Error and Overload Frame handling 48 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 10.4.10 USB Host Port • Compliance with OHCI Rev 1.0 Specification • Compliance with USB V2.0 Full-speed and Low-speed Specification • Supports both Low-speed 1.5 Mbps and Full-speed 12 Mbps devices • Root hub integrated with two downstream USB ports • Two embedded USB transceivers • Supports power management • Operates as a master on the Matrix • Internal DMA Controller, operating as a Master on Bus Matrix 10.4.11 USB High Speed Device Port • USB V2.0 high-speed compliant, 480 MBits per second • Embedded USB V2.0 UTMI+ high-speed transceiver • Embedded 4K-byte dual-port RAM for endpoints • Embedded 6 channels DMA controller • Suspend/Resume logic • Up to 2 or 3 banks for isochronous and bulk endpoints • Seven endpoints: – Endpoint 0: 64 bytes – Endpoint 1 & 2: 1024 bytes, 3 banks mode, HS isochronous capable – Endpoint 3 & 4: 1024 bytes, 2 banks mode, HS isochronous capable – Endpoint 5 & 6: 1024 bytes, 2 banks mode – Endpoint 7: 1024 bytes, 2 banks mode 10.4.12 LCD Controller • Single and Dual scan color and monochrome passive STN LCD panels supported • Single scan active TFT LCD panels supported • 4-bit single scan, 8-bit single or dual scan, 16-bit dual scan STN interfaces supported • Up to 24-bit single scan TFT interfaces supported • Up to 16 gray levels for mono STN and up to 4096 colors for color STN displays • 1, 2 bits per pixel (palletized), 4 bits per pixel (non-palletized) for mono STN • 1, 2, 4, 8 bits per pixel (palletized), 16 bits per pixel (non-palletized) for color STN • 1, 2, 4, 8 bits per pixel (palletized), 16, 24 bits per pixel (non-palletized) for TFT • Single clock domain architecture • Resolution supported up to 2048x2048 • 2D-DMA Controller for management of virtual Frame Buffer – Allows management of frame buffer larger than the screen size and moving the view over this virtual frame buffer • Automatic resynchronization of the frame buffer pointer to prevent flickering 49 6264CS–CAP–24-Mar-09 10.4.13 Ethernet 10/100 MAC • Compatibility with IEEE Standard 802.3 • 10 and 100 MBits per second data throughput capability • Full- and half-duplex operations • MII or RMII interface to the physical layer • Register Interface to address, data, status and control registers • Internal DMA Controller, operating as a Master on Bus Matrix • Interrupt generation to signal receive and transmit completion • 28-byte transmit and 28-byte receive FIFOs • Automatic pad and CRC generation on transmitted frames • Address checking logic to recognize four 48-bit addresses • Support promiscuous mode where all valid frames are copied to memory • Support physical layer management through MDIO interface control of alarm and update time/calendar data in 10.4.14 Image Sensor Interface • ITU-R BT. 601/656 8-bit mode external interface support • Support for ITU-R BT.656-4 SAV and EAV synchronization • Vertical and horizontal resolutions up to 2048 x 2048 • Preview Path up to 640*480 • Support for packed data formatting for YCbCr 4:2:2 formats • Preview scaler to generate smaller size image • Programmable frame capture rate • Internal DMA Controller, operating as a Master on Bus Matrix 10.4.15 Analog-to-digital Converter • 8-channel ADC • 10-bit 440K samples/sec. Successive Approximation Register ADC • -2/+2 LSB Integral Non Linearity, -1/+1 LSB Differential Non Linearity • Individual enable and disable of each channel • External voltage reference for better accuracy on low voltage inputs • Multiple trigger source – Hardware or software trigger – External trigger pin – Timer Counter 0 to 2 outputs TIOA0 to TIOA2 and TIOB0 to TIOB2 triggers • Sleep Mode and conversion sequencer – Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels • Four analog inputs shared with digital signals 50 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 11. Metal Programmable Block The Metal Programmable Block (MPBlock) is connected to internal resources as the AHB bus or interrupts and to external resources as dedicated I/O pads or UTMI+ core. The MPBlock may be used to implement the Advanced High-speed Bus (AHB) or Advanced Peripheral Bus (APB) custom peripherals. The MPBlock adds approximately 500K or 250K gates of standard cell custom logic to the AT91CAP9S500A/AT91CAP9S250A base design. Figure 11-1 shows the MPBlock and its connections to internal or external resources. Figure 11-1. MPBlock Connectivity ITs DMA AHB MASTERS AHB SLAVES MPBlock Test Wrapper 10x CLOCKS CAN, MACB, OHCI ENABLE DPR 512x36 MPBLOCK 500K Gates (CAP9500) 250K Gates (CAP9250) 8x SPR 512x72 CHIP ID JTAG ID UTMI+ PHY Chip Boundary Scan MPIOA[31:0] 11.1 MPIOB[44:0] Internal Connectivity In order to connect the MPBlock custom peripheral to the AT91CAP9S500A/AT91CAP9S250A base design, the following connections are made. 11.1.1 Clocks The MPBlock receives the following clocks: • 32,768 Hz Slow Clock • 8 to 16 MHz Main Oscillator Clock • PLLA Clock • PLLB Clock • 48 MHz USB Clock • 12 MHz USB Clock 51 6264CS–CAP–24-Mar-09 • 30 or 60 MHz UTMI+ USB Clock • MCK System Clock • DDRCK Dual Rate System Clock • PCK Processor Clock • 5 Gated Peripheral Clocks (for AHB and/or APB peripherals) corresponding to Peripheral ID 3 to 7 11.1.2 AHB Master Buses The MPBlock may implement up to three AHB masters, each having a dedicated AHB master bus connected to the Bus Matrix. 11.1.3 AHB Slave Buses The MPBlock receives four different AHB slave buses coming from the Bus Matrix. Each bus has two or four select signals that can implement up to 12 AHB slaves. 11.1.4 Interrupts The MPBlock is connected to 5 dedicated interrupt lines corresponding to Peripheral ID 3 to 9. It is also connected to two other interrupt lines (through OR gate) corresponding to Peripheral ID 1 and 2 11.1.5 DMA Channels The MPBlock is connected to 4 DMA hardware handshaking interfaces, allowing it to implement up to 4 DMA enabled peripherals. 11.1.6 Peripheral DMA Channels The MPBlock is not connected to the Peripheral DMA Controller. In order to implement Peripheral DMA Controller (PDC) enabled APB peripherals, a PDC and an AHB-to-APB Bridge must be integrated into the MPBlock using one AHB master and one AHB slave bus. 11.1.7 MPBlock Single Port RAMs The MPBlock is connected to eight instances of 512x72 High-Speed Single Port RAMs. The MPBlock has control over all memory connections. 11.1.8 MPBlock Dual Port RAMs The MPBlock is connected to ten instances of 512x36 High-Speed Dual Port RAMs. The MPBlock has control over all memory connections. 11.1.9 52 Optional Peripherals Enable The MPBlock drives the enable of the optional peripherals, and so can enable or disable any of the optional peripherals. AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 11.2 External Connectivity The MPBlock is connected to the following external resources. 11.2.1 Dedicated I/O Lines The MPBlock is directly connected to 77 (32 MPIOA and 45 MPIOB lines) dedicated I/O Pads with the following features: • Supply/Drive control pin (needed for high-speed or low voltage interfaces) • Pull-up control pin • Supported logic levels include: – LVCMOS33 at 100 MHz maximum frequency – LVCMOS25 at 50 MHz maximum frequency – LVCMOS18 at 100 MHz maximum frequency 11.2.2 11.3 UTMI+ Transceiver The MPBlock may be connected to the UTMI+ transceiver. As only one UTMI+ transceiver is available, the USB High-speed Device and the MPBlock do not have access to the UTMI+ at the same time. However, a dual role Master-Slave USB High-Speed may be implemented by using the USB High-speed Device and integrating a High-speed Host in the MPBlock as the switching between both is generated inside the MPBlock. Prototyping Solution In order to prototype the final custom design, a Prototyping Platform version of the AT91CAP9S500A/AT91CAP9S250A design has been created. The platform maps APB and AHB masters or slaves into the FPGA located outside the chip with the following features and restrictions: • AT91CAP9S500A/AT91CAP9S250A to FPGA interface is provided to prototype AHB masters and slave into the external FPGA exactly as if it were in MPBlock. • Prototyped AHB Masters – Prototyped AHB Masters have access to AT91CAP9S500A/AT91CAP9S250A slave resources. – Prototyped AHB Masters have access to MPBlock (FPGA) slave resources. • Prototyped AHB Slaves – Prototyped AHB Slaves may be accessed from AT91CAP9S500A/AT91CAP9S250A master resources. – Prototyped AHB Slaves may be accessed from MPBlock (FPGA) resources. • Prototyped APB Slaves – APB bus must be created locally in the FPGA by implementing AHB to APB bridge. Peripheral DMA controller may also be necessary to implement locally in the FPGA in order to prototype PDC enabled APB peripherals. Figure 11-2 shows a typical prototyping solution. 53 6264CS–CAP–24-Mar-09 Figure 11-2. Typical Prototyping Solution MASTERS CAP9500 CAP9250 ARM926EJ-S EBI Bus Matrix 4-channel DMA Metal Programmable Block 500K Gates (CAP9500) 250K Gates (CAP9250) FPGA Interface MPIOA[31:0] MPIOB[44:0] FPGA CAP9500/CAP9250 FPGA Interface Local AHB Matrix AHB MASTER DPR AHB 2 APB BRIDGE AHB MASTER RAM PDC AHB SLAVE DPR APB DPR APB SLAVE 54 APB SLAVE MPBlock Emulation Area AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 12. AT91CAP9S Mechanical Characteristics 12.1 Package Drawing Figure 12-1. 400-ball LFBGA Package Drawing 55 6264CS–CAP–24-Mar-09 Figure 12-2. 324-ball TFBGA Package 56 AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A 13. AT91CAP9S Ordering Information Table 13-1. CAP9S Ordering Information Ordering Code Package Package Type Temperature Operating Range BGA400 RoHS Compliant Industrial -40°C to 85°C BGA324 RoHS Compliant Industrial -40°C to 85°C AT91CAP9S250A-CJ AT91CAP9S500A-CJ AT91CAP9S250A-CJ AT91CAP9S500A-CJ 57 6264CS–CAP–24-Mar-09 14. Revision History Document Ref. Comments Change Request Ref. 6264CS Datasheet update corresponds to the most recent version of the CAP9S and includes the following:. 5553/5242 Added new sections: Section 8.1.1.2 “Internal ROM” Section 8.1.2 “Boot Strategies” Section 8.2.5 “NAND Flash Error Corrected Code Controller” Section 9.5 “Slow Clock Selection” rfo includes Updates to: “Features” , – 32 Kbyte Internal ROM – 128-byte FIFOs – Selectable 32768 Hz Low-power Oscillator or Internal Low-power RC Oscillator •Two MultiMedia Card Interfaces Section 4.4 “324-ball TFBGA Package Pinout”, text updated with PD0-PD10. Table 3-1, “Signal Description List” under “DDR/SDRAM Controller” DQM0 - DQM1 signals for “DDR Data Masks”, added to table. rfo Table 4-1, “AT91CAP9S500A/AT91CAP9S250A Pinout for 400-ball BGA Package” T5 pin = “SDCS” . Section 6.3 “Reset Pins”, updated. Section 8. “Memories”, 2nd paragraph updated EBI/external chip selects. Section 8.1 “Embedded Memories”, 32 Kbyte ROM – double cycle access..... Section 8.2.1 “External Bus Interface”, updated. Section 9.4 “Clock Generator”, updated. Section 9.13 “Chip Identification”, updated. Figure 2-1, Block Diagram updated with SDCS signal Previously named chapters; Boot Memory and Boot Program replaced by: Section 8.1.1.2 “Internal ROM”, Section 8.1.2 “Boot Strategies”, Section 8.1.2.1 “BMS = 1, boot on embedded ROM”, Section 8.1.2.2 “BMS = 0, boot on external memory”, Table 8-1, “Internal Memory Mapping”, Updated Update: Section 8.2.1 “External Bus Interface”, Integrates four External Memory Controllers. Reference to SLC NAND Flash ECC Controller updated. Section 8.2.5 “NAND Flash Error Corrected Code Controller”, replaces Error Corrected Code Controller 58 rfo AT91CAP9S500/AT91CAP9S250A 6264CS–CAP–24-Mar-09 AT91CAP9S500/AT91CAP9S250A Document Ref. 6246BS 6264AS Comments Change Request Ref. “Features” PIOD typo fixed. “Required Power Supplies:” on page 3, important update and new supplies added. “One 8-channel, 10-bit Analog-to-Digital Converter (ADC)” , added to features Section 10.4.15 “Analog-to-digital Converter”, added. 4490 “Features” 32-ball BGA Package added. Section 4. “Package and Pinout”, 324-ball TFBGA package added. Figure 4-2, “324-ball TFBGA Package Outline and Marking (Top View),” on page 15, added. Figure 12-2, “324-ball TFBGA Package,” on page 56, added. Figure 2-1 on page 4, Block Diagram updated Table 3-1, “Signal Description List” 324-ball TFBGA package options added in note to MPBLOCK parameters. Section 10.3.1 on page 42, Section 10.3.2 on page 43, Section 10.3.3 on page 44, Section 10.3.4 on page 45, Multiplexing on PIO I/Os updated with 324-ball TFBGA options. Section 10.4.11 “USB High Speed Device Port”, Endpoint information corrected. 4916 Figure 8-1, “AT91CAP9S500A/AT91CAP9S250A Memory Mapping,” on page 26, note associated with “boot memory” updated. Table 8-1, “Internal Memory Mapping,” on page 28, updated. 4263 Figure 4-1, “400-ball LFBGA Package Outline and Marking (Top View),” on page 11, updated with package marking. Section 10.2.2 “DMA Controller Request Signals”, section added. Section 10.4.11 “USB High Speed Device Port”, endpoints 3 and 4 are “HS isochronous capable”. rfo First issue. 59 6264CS–CAP–24-Mar-09 Headquarters International Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Technical Support Atmel techincal support Sales Contacts www.atmel.com/contacts/ Product Contact Web Site www.atmel.com www.atmel.com/AT91CAP Literature Requests www.atmel.com/literature Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2009 Atmel Corporation. All rights reserved.Atmel®, logo, DataFlash®, SAM-BA® and others are registered trademarks, CAP™ and others are trademarks, of Atmel Corporation or its subsidiaries. ARM®, the ARMPowered® logo, Thumb® and others are the registered trademarks or trademarks of ARM Ltd. Windows® and others are the registered trademarks of Microsoft Corporation in the US and/or other countries. Other terms and product names may be the trademarks of others. 6264CS–CAP–24-Mar-09