MM54HC245A/MM74HC245A Octal TRI-STATEÉ Transceiver General Description This TRI-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology, and is intended for two-way asynchronous communication between data buses. It has high drive current outputs which enable high speed operation even when driving large bus capacitances. This circuit possesses the low power consumption and high noise immunity usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL circuits. This device has an active low enable input G and a direction control input, DIR. When DIR is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from the B inputs to the A outputs. The MM54HC245A/ MM74HC245A transfers true data from one bus to the other. This device can drive up to 15 LS-TTL Loads, and does not have Schmitt trigger inputs. All inputs are protected from damage due to static discharge by diodes to VCC and ground. Features Y Y Y Y Y Y Typical propagation delay: 13 ns Wide power supply range: 2 – 6V Low quiescent current: 80 mA maximum (74 HC) TRI-STATE outputs for connection to bus oriented systems High output drive: 6 mA (minimum) Same as the ’645 Connection Diagram Dual-In-Line Package TL/F/5165 – 1 Top View Order Number MM54HC245A or MM74HC245A Truth Table Control Inputs G DIR L L H L H X Operation B data to A bus A data to B bus Isolation H e high level, L e low level, X e irrelevant TRI-STATEÉ is a registered trademark of National Semiconductor Corp. C1995 National Semiconductor Corporation TL/F/5165 RRD-B30M105/Printed in U. S. A. MM54HC245A/MM74HC245A Octal TRI-STATE Transceiver January 1988 Absolute Maximum Ratings (Notes 1 & 2) Operating Conditions If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (VCC) DC Input or Output Voltage (VIN, VOUT) b 0.5 to a 7.0V Supply Voltage (VCC) DC Input Voltage DIR and G pins (VIN) b1.5 to VCC a 1.5V b 0.5 to VCC a 0.5V DC Input/Output Voltage (VIN, VOUT) g 20 mA Clamp Diode Current (ICD) g 35 mA DC Output Current, per pin (IOUT) g 70 mA DC VCC or GND Current, per pin (ICC) b 65§ C to a 150§ C Storage Temperature Range (TSTG) Power Dissipation (PD) (Note 3) 600 mW S.O. Package only 500 mW Lead Temp. (TL) (Soldering 10 seconds) 260§ C DC Electrical Characteristics Symbol Parameter Operating Temp. Range (TA) MM74HC MM54HC Min 2 Max 6 Units V 0 VCC V b 40 b 55 a 85 a 125 §C §C 1000 500 400 ns ns ns Input Rise/Fall Times VCC e 2.0V (tr, tf) VCC e 4.5V VCC e 6.0V (Note 4) Conditions VCC TA e 25§ C Typ 74HC 54HC TA eb40 to 85§ C TA eb55 to 125§ C Units Guaranteed Limits VIH Minimum High Level Input Voltage 2.0V 4.5V 6.0V 1.5 3.15 4.2 1.5 3.15 4.2 1.5 3.15 4.2 V V V VIL Maximum Low Level Input Voltage** 2.0V 4.5V 6.0V 0.5 1.35 1.8 0.5 1.35 1.8 0.5 1.35 1.8 V V V VOH Minimum High Level Output Voltage VIN e VIH or VIL lIOUTl s20 mA 2.0V 4.5V 6.0V 2.0 4.5 6.0 1.9 4.4 5.9 1.9 4.4 5.9 1.9 4.4 5.9 V V V 4.5V 6.0V 4.2 5.7 3.98 5.48 3.84 5.34 3.7 5.2 V V 2.0V 4.5V 6.0V 0 0 0 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 V V V VIN e VIH or VIL lIOUTl s6.0 mA lIOUTl s7.8 mA 4.5V 6.0V 0.2 0.2 0.26 0.26 0.33 0.33 0.4 0.4 V V VIN e VCC to GND VIN e VIH or VIL lIOUTl s6.0 mA lIOUTl s7.8 mA VOL Maximum Low Level Output Voltage VIN e VIH or VIL lIOUTl s20 mA IIN Input Leakage Current (G and DIR) 6.0V g 0.1 g 1.0 g 1.0 mA IOZ Maximum TRI-STATE Output VOUT e VCC or GND 6.0V Leakage Current Enable G e VIH g 0.5 g 5.0 g 10 mA ICC Maximum Quiescent Supply Current 8.0 80 160 mA VIN e VCC or GND IOUT e 0 mA 6.0V Note 1: Maximum Ratings are those values beyond which damage to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package: b 12 mW/§ C from 65§ C to 85§ C; ceramic ‘‘J’’ package: b 12 mW/§ C from 100§ C to 125§ C. Note 4: For a power supply of 5V g 10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case VIH and VIL occur at VCC e 5.5V and 4.5V respectively. (The VIH value at 5.5V is 3.85V.) The worst case leakage current (IIN, ICC, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used. **VIL limits are currently tested at 20% of VCC. The above VIL specification (30%) of VCC) will be implemented no later than Q1, CY’89. O e VIL. 2 AC Electrical Characteristics Symbol Parameter VCC e 5V, TA e 25§ C, tr e tf e 6 ns Conditions Guaranteed Limit Typ Units tPHL, tPLH Maximum Propagation Delay CL e 45 pF 12 17 ns tPZH, tPZL Maximum Output Enable Time RL e 1 kX CL e 45 pF 24 35 ns tPHZ, tPLZ Maximum Output Disable Time RL e 1 kX CL e 5 pF 18 25 ns AC Electrical Characteristics Symbol Parameter VCC e 2.0V to 6.0V, CL e 50 pF, tr e tf e 6 ns (unless otherwise specified) Conditions VCC TA e 25§ C Typ tPHL, tPLH tPZH, tPZL Maximum Propagation Delay Maximum Output Enable Time 74HC TA eb40 to 85§ C 54HC TA eb55 to 125§ C Units Guaranteed Limits CL e 50 pF CL e 150 pF 2.0V 2.0V 31 41 90 96 113 116 135 128 ns ns CL e 50 pF CL e 150 pF 4.5V 4.5V 13 17 18 22 23 28 27 33 ns ns CL e 50 pF CL e 150 pF 6.0V 6.0V 11 14 15 19 19 23 23 28 ns ns CL e 50 pF CL e 150 pF 2.0V 2.0V 71 81 190 240 240 300 285 360 ns ns CL e 50 pF CL e 150 pF 4.5V 4.5V 26 31 38 48 48 60 57 72 ns ns CL e 50 pF CL e 150 pF 6.0V 6.0V 21 25 32 41 41 51 48 61 ns ns RL e 1 kX tPHZ, tPLZ Maximum Output Disable Time RL e 1 kX CL e 50 pF 2.0V 4.5V 6.0V 39 20 18 135 27 23 169 34 29 203 41 34 ns ns ns tTLH, tTHL Output Rise and Fall Time CL e 50 pF 2.0V 4.5V 6.0V 20 6 5 60 12 10 75 15 13 90 18 15 ns ns ns CPD Power Dissipation Capacitance (Note 5) G e VIL G e VIH CIN Maximum Input Capacitance 5 10 10 10 pF CIN/OUT Maximum Input/Output Capacitance, A or B 15 20 20 20 pF 50 5 pF pF Note 5: CPD determines the no load dynamic power consumption, PD e CPD VCC2 f a ICC VCC, and the no load dynamic current consumption, IS e CPD VCC f a ICC. 3 Logic Diagram TL/F/5165 – 2 4 Physical Dimensions inches (millimeters) Order Number MM54HC245A or MM74HC245A NS Package J20A 5 MM54HC245A/MM74HC245A Octal TRI-STATE Transceiver Physical Dimensions inches (millimeters) (Continued) Order Number MM74HC245A NS Package N20A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Europe Fax: (a49) 0-180-530 85 86 Email: cnjwge @ tevm2.nsc.com Deutsch Tel: (a49) 0-180-530 85 85 English Tel: (a49) 0-180-532 78 32 Fran3ais Tel: (a49) 0-180-532 93 58 Italiano Tel: (a49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.