[AK4695] AK4695 24bit 4ch CODEC with MIC/HP/SPK/LINE-AMP GENERAL DESCRIPTION The AK4695 is a low power consumption 24bit stereo CODEC with microphone, headphone, speaker and line amplifiers. The input circuits include 4ch microphone amplifiers, input selectors and an ALC (Automatic Level Control) circuit, and the output circuits include a line amplifier, a cap-less headphone amplifier and a speaker amplifier. It is suitable for portable application with recording/playback function. The integrated charge pump circuit generates a negative voltage and removes the output AC coupling capacitors. The AK4695 is available in a small 42pin CSP, utilizing less board space than competitive offerings. FEATURES 1. Recording Function • Two Low Noise MIC Power Supplies • Stereo Single-ended input with five Selectors • Low Noise MIC Amplifier: +30dB ~ +24dB (3dB Step), +21dB ~ +3dB (1.5dB Step) • ADC Performance: S/(N+D): 86dB, DR, S/N: 98dB (MIC-Amp=+21dB) S/(N+D): 93dB, DR, S/N: 103dB (MIC-Amp=+12dB) • Microphone Sensitivity Compensation: 0dB ~ −9dB, 0.75dB Step • HPF x 2/LPF, 2-band Equalizer • 4ch Digital ALC (Automatic Level Control) (Setting Range: +54dB ~ −36dB, 0.375dB Step) • Soft Mute • 4ch Digital MIC Interface 2. Playback Function • Digital ALC (Automatic Level Control) (Setting Range: +54dB ~ −36dB, 0.375dB Step) • 3-band Dynamic Range Control Circuit • Digital Volume Control (+12dB ~ −115dB, 0.5dB Step, Mute) • Stereo Line Amplifier - Output Power: [email protected]%, 22kΩ (AVDD=2.8V) • Capacitor-less Stereo Headphone Amplifier - HP-AMP Performance: S/(N+D): 75dB@15mW - Output Power: 30mW@16Ω - Pop Noise Free at Power-ON/OFF • Mono Speaker Amplifier (with Stereo Line Output Switch) - SPK-AMP Performance: S/(N+D): 70dB@250mW - BTL Output - Output Power: 400mW@10%, 6Ω (SVDD=2.8V) - Thermal Shutdown - Beep Input: +16dB ~ +2dB, 2dB Step 3. Power Management 4. Master Clock: 256fs, 512fs or 1024fs (MCKI pin) 5. Sampling Frequency: 8kHz ~ 48kHz (256fs, 512fs), 8kHz ~ 16kHz (1024fs) MS1463-E-00 2012/12 -1- [AK4695] 6. Audio Interface Format: MSB First, 2’s complement • ADC: 24bit MSB justified, 16/24bit I2S • DAC: 24bit MSB justified, 16/24bit LSB justified, 16/24bit I2S 7. Serial μP I/F: 3-wire Serial 8. General Purpose Output 9. Ta = −30 ∼ 85°C 10. Power Supply: • Analog Power Supply (AVDD): 2.7 ~ 3.5V • Digital & Headphone Power Supply (DVDD): 1.6 ~ 2.0V • Digital I/O Power Supply (TVDD): 1.6 or (DVDD-0.2) ~ 3.5V • Speaker & Charge-pump Power Supply (SVDD): 2.7 ~ 3.5V 11. Package: 42pin CSP (2.96 x 3.46mm, 0.5mm pitch) MS1463-E-00 2012/12 -2- [AK4695] ■ Block Diagram MRF AVDD VCOM VSS1 DVDD TVDD VSS3 PMMPB MPWRB PMVCM MIC Power Supply VCOM MPWRA PDN Control Logic, Register PMMPA MICIN0L /DDAT0 PMAD0 MICIN1L /DDAT1 ADC HPF MICIN1R SDTI PMAD2 or PMAD3 ADC HPF MICIN2R Gain Adj. PMAD3 MICIN3L IN3 Gain Adj. PMAD2 MICIN2L IN2 GPO1 PMAD0 or PMAD1 PMAD1 IN1 PMDSP MICIN3R AUXINL Line In BEEPIN SVDD SPP/LOUTB HPF x 2 LPF LPF 2-band EQ 2-band EQ MCKI BCKI PMBP Mono Speaker HPF x 2 MIC-Amp AUXINR Beep In CCLK CDTIO MICIN0R /DMCLK IN0 CSN Audio I/F SDTI SDTO1 ALC PMSPK LRCK SMUTE SDTO2 MIX SPN/ROUTB VSS2 PMHPL Cap-less Headphone HPL PMDACB HPR DACB PMHPR PMDRC PVEE PMLO LOUTA Stereo Line-out PMDACA DACA ROUTA SDTO1 SDTO2 DVLB SEL SMUTE DVLA SEL SMUTE DRC SEL PMHP Charge Pump CP SVDD CN PVEE Figure 1. Block Diagram MS1463-E-00 2012/12 -3- [AK4695] ■ Ordering Guide AK4695ECB AKD4695 -30 ~ +85°C 42pin CSP (0.5mm pitch), Black Type Evaluation board for AK4695 ■ Pin Layout 6 5 4 Top View 3 2 1 A B C D E G F 6 MICIN2R MICIN2L MPWRB MPWRA VCOM LOUTA ROUTA 5 MICIN3R MICIN3L MRF AVDD VSS1 VSS2 SPP/ LOUTB 4 MICIN1L MICIN1R MICIN0R MICIN0L BEEPIN SPN/ ROUTB SVDD 3 AUXINL PDN TVDD LRCK BCKI CP CN 2 AUXINR VSS3 CSN SDTI SDTO1 DVDD PVEE 1 GPO1 MCKI CCLK CDTIO SDTO2 HPL HPR A B C D E F G Top View MS1463-E-00 2012/12 -4- [AK4695] PIN/FUNCTION No. D6 C6 F1 G1 F6 G6 Pin Name MPWRA MPWRB MICIN0L DDAT0 MICIN0R DMCLK MICIN1L DDAT1 MICIN1R MICIN2L MICIN2R MICIN3L MICIN3R AUXINL AUXINR BEEPIN SPP LOUTB SPN ROUTB HPL HPR LOUTA ROUTA B3 PDN C2 C1 D1 A1 B1 E3 D3 D2 E2 E1 D5 E5 F5 F2 C3 B2 G4 CSN CCLK CDTIO GPO1 MCKI BCKI LRCK SDTI SDTO1 SDTO2 AVDD VSS1 VSS2 DVDD TVDD VSS3 SVDD I I I/O O I I I I O O - E6 VCOM O C5 MRF O D4 C4 A4 B4 B6 A6 B5 A5 A3 A2 E4 G5 F4 I/O O O I I I O I I I I I I I I I I O O O O O O O O I Function MIC Power Supply A Pin MIC Power Supply B Pin Lch MIC Input 0 Pin (DMIC bit = “0”) Digital Microphone Data Input 0 Pin (DMIC bit = “1”) Rch MIC Input 0 Pin (DMIC bit = “0”) Digital Microphone Clock Output Pin (DMIC bit = “1”) Lch MIC Input 1 Pin (DMIC bit = “0”) Digital Microphone Data Input 1 Pin (DMIC bit = “1”) Rch MIC Input 1 Pin Lch MIC Input 2 Pin Rch MIC Input 2 Pin Lch MIC Input 3 Pin Rch MIC Input 3 Pin Lch Auxiliary Input Pin Rch Auxiliary Input Pin Beep Signal Input pin Speaker-Amp Positive Output Pin (LBSEL bit = “0”) Lch Line Output B Pin (LBSEL bit = “1”) Speaker-Amp Negative Output Pin (LBSEL bit = “0”) Rch Line Output B Pin (LBSEL bit = “1”) Lch Headphone-Amp Output Pin Rch Headphone-Amp Output Pin Lch Line Output A Pin Rch Line Output A Pin Power-down & Reset Pin When “L”, the AK4695 is in power-down mode and is held reset. The AK4695 must be always reset upon power-up. Chip Select Pin Control Data Clock Pin Control Data Input/Output Pin General Purpose Output 1 Pin External Master Clock Input Pin Audio Serial Data Clock Input Pin Input/Output Channel Clock Input Pin Audio Serial Data Input Pin Audio Serial Data Output 1 Pin Audio Serial Data Output 2 Pin Analog Power Supply Pin, 2.7 ~ 3.5V Ground 1 Pin (Recording & Line Output A Analog GND) Ground 2 Pin (Playback Analog GND) Digital & Headphone-Amp Power Supply Pin, 1.6 ~ 2.0V Digital I/O Power Supply Pin, 1.6 ~ 3.5V Ground 3 Pin (Digital GND) Speaker-Amp & Charge Pump Power Supply Pin, 2.7 ~ 3.5V Common Voltage Output Pin Bias voltage of ADC inputs and DAC outputs. This pin must be connected to VSS1 via a 1μF capacitor. MIC Power Supply Ripple Filter Pin MS1463-E-00 2012/12 -5- [AK4695] PIN/FUNCTION (Cont.) No. Pin Name I/O Function Positive Charge-Pump Capacitor Terminal Pin F3 CP O This pin must be connected to CN pin with 2.2μF±50% capacitor in series. Negative Charge-Pump Capacitor Terminal Pin G3 CN I This pin must be connected to CP pin with 2.2μF±50% capacitor in series. Charge-Pump Circuit for Headphone-Amp Negative Voltage Output Pin G2 PVEE O This pin must be connected to VSS with 2.2μF±50% capacitor in series. Note 1. All input pins except analog input pins must not be allowed to float. ■ Pin Condition at Power Down Mode and Power Save Mode Power Down Mode (PDN pin = “L” or PDN pin = “H”, PMVCM bit = “0”) Power Save Mode (PDN pin = “H”, PMVCM bit = “1”) I Hi-Z Hi-Z I O Hi-Z VSS1 SPP SPN O Hi-Z LOUTB ROUTB O Hi-Z LOUTA ROUTA O Pull down to VSS1 by 100kΩ Common Voltage (VCOM) Common Voltage (VCOM) Common Voltage (0.5 x SVDD) (LBSEL bit = “0”, PMSPLO bit = “1”, SPPSN bit = “0”) Common Voltage (VCOM) (LBSEL = PMSPLO = LOPSB bits = “1”) Common Voltage (VCOM) (PMLO bit = “1”, LMODE bit = “0”) Pin Name MICINxL MICINxR AUXINL AUXINR BEEPIN VCOM I/O ■ Handling of Unused Pin The unused I/O pins must be connected appropriately. Classification Pin Name MPWRA, MPWRB, LOUTA, ROUTA, SPP/LOUTB, SPN/ROUTB, HPL, HPR, CP, CN, PVEE, MRF, MICIN0L/DDAT0, Analog MICIN0R/DMCLK, MICIN1L/DDAT1, MICIN1R, MICIN2L, MICIN2R, MICIN3L, MICIN3R, AUXINL, AUXINR, BEEPIN SDTI Digital SDTO1, SDTO2, GPO1 MS1463-E-00 Setting Open Connect to VSS Open 2012/12 -6- [AK4695] ABSOLUTE MAXIMUM RATINGS (VSS1=VSS2=VSS3=0V; Note 2) Parameter Symbol min max Unit Power Supplies: Analog AVDD 6.0 V −0.3 Digital & Headphone-Amp DVDD 2.5 V −0.3 Digital I/O TVDD 6.0 V −0.3 Speaker-Amp & Charge Pump SVDD 6.0 V −0.3 Input Current, Any Pin Except Supplies IIN mA ±10 Analog Input Voltage (Note 4) VINA AVDD+0.3 V −0.3 Digital Input Voltage (Note 5) VIND TVDD+0.3 V −0.3 Ambient Temperature (powered applied) Ta 85 −30 °C Storage Temperature Tstg 150 −65 °C Maximum Power Dissipation (Note 6) Pd 920 mW Note 2. All voltages are with respect to ground. Note 3. VSS1, VSS2 and VSS3 must be connected to the same analog ground plane. Note 4. MICIN0L, MICIN0R, MICIN1L, MICIN1R, MICIN2L, MICIN2R, MICIN3L, MICIN3R, AUXINL, AUXINR, BEEPIN pins Note 5. PDN, CSN, CCLK, CDTIO, SDTI, LRCK, BCKI, MCKI pins Note 6. This power is the AK4695 internal dissipation that does not include power dissipation of externally connected headphone and speaker. The maximum junction temperature is 125°C and θja (Junction to Ambient) is 42.5°C/W at JESD51-9 (2p2s). When Pd =920mW and the θja is 42.5°C/W, the junction temperature does not exceed 125°C. In this case, there is no case that the AK4695 is damaged by its internal power dissipation. Therefore, the AK4695 should be used in the condition of θja ≤ 42.5°C/W. WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes. MS1463-E-00 2012/12 -7- [AK4695] RECOMMENDED OPERATING CONDITIONS (VSS1=VSS2= VSS3= 0V; Note 2) Parameter Symbol min typ max Unit Power Supplies Analog AVDD 2.7 2.8 3.5 V (Note 7) Digital & Headphone-Amp DVDD 1.6 1.8 2.0 V 1.6 or Digital I/O (Note 8) TVDD 2.8 3.5 V (DVDD-0.2) SPK-Amp & Charge Pump SVDD 2.7 2.8 3.5 V Note 2. All voltages are with respect to ground. Note 7. The power-up sequence between AVDD, DVDD, TVDD and SVDD is not critical. The PDN pin must be “L” upon power-up, and should be changed to “H” after all power supplies are supplied to avoid an internal circuit error. Note 8. The minimum value is higher voltage between DVDD-0.2V and 1.6V. * When TVDD is powered ON and the PDN pin is “L”, AVDD, DVDD or SVDD can be powered ON/OFF. The PDN pin must be set to “H” after all power supplies are ON when the AK4695 is powered-up from power-down state. * AKM assumes no responsibility for the usage beyond the conditions in this datasheet. MS1463-E-00 2012/12 -8- [AK4695] ANALOG CHARACTERISTICS (Ta=25°C; AVDD=SVDD=TVDD=2.8V, DVDD=1.8V; VSS1=VSS2=VSS3=0V; fs=48kHz, BCKI=64fs; Signal Frequency=1kHz; 24bit Data; Measurement Bandwidth=20Hz ∼ 20kHz; unless otherwise specified) Parameter min typ max MIC Amplifier: MICIN0L/R, MICIN1L/R, MICIN2L/R, MICIN3L/R, AUXINL/R pins Input Resistance 70 100 130 Gain Gain Setting 1 +24 +30 Step Width 1 3 Gain Setting 2 +3 +21 Step Width 2 1.5 -0.5 Gain Error 0 +0.5 MIC Power Supply: MPWRA, MPWRB pins Output Voltage (Note 9) 2.3 2.4 2.5 Output Noise Level (A-weighted) -120 Interchannel Isolation (MPWRA-MPWRB) 100 PSRR (fin = 1kHz) (Note 10) 60 Load Resistance MPWRA pin 250 MPWRB pin 500 Load Capacitance 30 Note 9. The output voltage is proportional to AVDD. typ. (0.857 x AVDD) V Note 10. PSRR is applied to AVDD with 100mpVpp sine wave. When MIC Power is supplied. MS1463-E-00 Unit kΩ dB dB dB dB dB V dBV dB dB Ω Ω pF 2012/12 -9- [AK4695] Parameter min typ max Unit ADC Analog Input Characteristics: MICIN0L/R, MICIN1L/R, MICIN2L/R, MICIN3L/R, AUXINL/R pins → ADC → Programmable Filter (IVOL=0dB, EQ=ALC=OFF) → SDTO1, SDTO2; MMODE bit = “1”; Cext1 = 1μF, Cext2 = 1nF (Note 11) Resolution 24 Bits (Note 13) -24 -23 -22 dBV Input Voltage (Note 12) (Note 14) -15 -14 -13 dBV (Note 13) 76 86 dBFS S/(N+D) (−1dBFS) (Note 14) 93 dBFS (Note 13) 91 98 dB D-Range (−60dBFS, A-weighted) (Note 14) 103 dB (Note 13) 91 98 dB S/N (A-weighted) (Note 14) 103 dB 102 dB (Note 15) (Note 13) 75 95 dB (L and R channels) (Note 14) Interchannel 105 dB Isolation (Note 13) 90 dB (All channels) (Note 14) 100 dB Interchannel Gain Mismatch (Note 13) 0 0.5 dB (All channels) (Note 14) 0 0.5 dB Effective Output Range (Note 13, Note 16) 94.5 % PSRR (fin = 1kHz) (Note 10) 50 dB Crosstalk (Note 17) -100 dB Note 10. PSRR is applied to AVDD with 100mpVpp sine wave. When MIC Power is supplied. Note 11. Measured by the circuit shown below (Figure 2). (Cext2 can also be placed between the input pin and VSS1.) Cext1 Signal Input ADC Input Cext2 Figure 2. ADC Analog Characteristics Measurement Circuit Note 12. The full-scale input voltage is proportional to AVDD. Note 13. M0/1/2/3GN3-0 bits = “1100” (+21dB) Note 14. M0/1/2/3GN3-0 bits = “0110” (+12dB) Note 15. M0/1/2/3GN3-0 bits = “0110” (+12dB), ADPSM bit = “1” (Low power operation mode) Note 16. AVDD = 2.7V ~ 3.5V, HPFAD bit = “1”. It becomes 100% when the microphone gain is +13.5dB (M0/1/2/3GN3-0 bits = “0111”) or less. Note 17. A playback crosstalk of when the microphone amplifier and ADC are in operation (MGAIN=+21dB, 0dBFS input). (The reference voltage is full-scale input voltage of ADC) MS1463-E-00 2012/12 - 10 - [AK4695] Parameter min typ max Unit DAC Characteristics: Resolution 24 Bits Stereo Line Output A Characteristics: DACA → LOUTA/ROUTA pins (Measurement Point 1; Note 20), ALC=DRC=OFF, IVOL=DVLA=0dB, LVOL= +3.2dB, RL=1kΩ+22kΩ 0dBFS, LVOL=-0.4dB (Note 18) -4.2 -3.2 -2.2 dBV Output Voltage -10dBFS, LVOL=+3.2dB -10.6 -9.6 -8.6 dBV 0dBFS, LVOL=-0.4dB 72 87 dB S/(N+D) -2dBFS, LVOL=+3.2dB 40 dB -10dBFS, LVOL=+3.2dB 69 84 dB LVOL=-0.4dB 85 95 dB S/N (A-weighted) S=-10dBFS, LVOL=+3.2dB 76 86 dB Interchannel Isolation 85 100 dB Interchannel Gain Mismatch 0 0.5 dB PSRR (fin = 1kHz) (Note 19) 50 dB Load Resistance (RL) (Note 20) 10 kΩ Load Capacitance (CL1) (Note 20) 30 pF Load Capacitance (CL2) (Note 20) 500 pF Crosstalk (Note 21) -100 dB Headphone-Amp Characteristics: DACB → HPL, HPR pins, ALC=DRC=OFF, IVOL=DVLB= 0dB, DACAST bit “1”, RL=16Ω 0dBFS 0.7 Vrms Output Voltage (Note 22) -3dBFS 1.26 1.40 1.54 Vpp 0dBFS 70 dB S/(N+D) (0dBFS) -3dBFS 55 75 dB S/N (A-weighted) 87 97 dB Interchannel Isolation 65 80 dB Interchannel Gain Mismatch 0 0.8 dB Output Offset Voltage (Note 23) -1 0 +1 mV (Note 24) 50 dB PSRR (fin = 1kHz) (Note 25) 60 dB 80 dB (Note 26) Load Resistance 16 Ω Load Capacitance 300 pF Crosstalk (Note 27) -60 dB Note 18. The full-scale output voltage is proportional to AVDD. typ. (0.70 x AVDD) Vpp Note 19. PSRR is applied to AVDD or DVDD with 100mpVpp sine wave. Note 20. Measured at measurement points in Figure 3. Measurement point 1 1μF Measurement point 2 1k Line Output CL2 C L1 RL Figure 3. Load Resistance RL & Load Capacitance CL1, CL2 Note 21. A recording cross talk (MPWR on, MGAIN=+21dB, the AUXINL/R inputs are coupled by 1μF and a 600Ω resistor is connected between VSS1 and the AUXINL/R pins.) of DAC and LINE output (LVOL=+3.2dB, 0dBFS). (The reference voltage is the full-scale output voltage.) Note 22. The full-scale output voltage is proportional to AVDD. typ. (0.707 x AVDD) Vpp Note 23. -1.5mV(min) and +1.5mV(max) when AVDD=3.5V. Note 24. PSRR is applied to AVDD with 100mpVpp sine wave. Note 25. PSRR is applied to SVDD with 100mpVpp sine wave. Note 26. PSRR is applied to DVDD with 100mpVpp sine wave. Note 27. A recording cross talk (MPWR on, MGAIN=+21dB, the AUXINL/R inputs are coupled by 1μF and a 600Ω resistor is connected between VSS1 and the AUXINL/R pins.) of DAC and HP output (0dBFS). (The reference voltage is full-scale output voltage.) MS1463-E-00 2012/12 - 11 - [AK4695] Parameter min typ max Unit Speaker-Amp Characteristics: DACB → SPP/SPN pins, ALC=DRC=OFF, IVOL=DVLB= 0dB, SPKG=+14.6dB, RL=6Ω, BTL Output Voltage 2.68 Vpp SPKG1-0 bits = “00”, −3dBFS (Po=150mW) 3.46 Vpp SPKG1-0 bits = “01”, −2.7dBFS (Po=250mW) 1.55 Vrms SPKG1-0 bits = “10”, −2dBFS (Po=400mW) 2.13 2.68 3.23 Vpp SPKG1-0 bits = “11”, −12dBFS (Po=150mW) S/(N+D) SPKG1-0 bits = “00” (Po=150mW) 70 dB SPKG1-0 bits = “01” (Po=250mW) 70 dB SPKG1-0 bits = “10” (Po=400mW) 20 dB SPKG1-0 bits = “11” (Po=150mW) 50 70 dB Output Noise Level (A-weighted) -88 -78 dBV LR Mix Error -0.8 0 +0.8 dB Output Offset Voltage -30 0 +30 mV PSRR (fin = 1kHz) (Note 28) 40 dB Load Resistance 6 Ω Load Capacitance 100 pF Stereo Line Output B Characteristics: DACB → LOUTB/ROUTB pins, ALC=OFF, IVOL=DVLB=LOVL= 0dB, RL=10kΩ Output Voltage (Note 18) 1.95 Vpp S/(N+D) 65 85 dB S/N (A-weighted) 85 95 dB Interchannel Isolation 85 100 dB Interchannel Gain Mismatch 0 0.5 dB PSRR (fin = 1kHz) (Note 19) 50 dB Load Resistance 10 kΩ Load Capacitance 30 pF Beep Input: BEEPIN pin Input Resistance 35 50 65 kΩ BPG=+2dB Maximum Input Voltage (Note 29) 1.34 Vpp SPKG=+5.6dB Gain Gain Setting +2 +16 dB Step Width +2 dB BPG=+16dB Output Offset Voltage (Note 30) -30 0 +30 mV SPKG=+14.6dB Note 28. PSRR is applied to AVDD or DVDD with 100mpVpp sine wave. Note 29. The input voltage is proportional to AVDD. Vin = 0.48 x AVDD (Vpp) Note 30. The offset voltage of SPP and SPN on the path that is from BEEPIN to SPK. MS1463-E-00 2012/12 - 12 - [AK4695] Parameter min typ max Unit Power Supplies: Power Up (PDN pin = “H”) All Circuits Power Up AVDD+DVDD+TVDD+SVDD (Note 31) 23.9 40 mA Power Down (PDN pin = “L”) (Note 32) AVDD+DVDD+TVDD+SVDD 0 10 μA Note 31. When PMVCM = PMMPA = PMMPB = PMAD0 = PMAD1 = PMAD2 = PMAD3 = PMDACA = PMDACB = PMLO = PMHPL = PMHPR = PMSPLO = PMBP = PMDSP = PMPFIL0 = PMPFIL1 = PMPFIL2 = PMPFIL3 = PMDRC bits = “1”. There is no input to MICIN0L/DDAT0, MICIN0R/DMCLK, MICIN1L/DDAT1, MICIN1R, MICIN2L, MICIN2R, MICIN3L, MICIN3R, AUXINL, AUXINR and BEEPIN pins. The SDTI pin input is 1kHz and 0dBFS. No load to the LOUTA/ROUTA, SPP/SPN and HPL/HPR pins. Path settings are PFSEL =DRCENA=DRCENB=BEEPS bits= “0”, PFSDO bit= “1”, DASEL1-0 bits = “00” and DACS bit = “1”. In this case, the MPWRA and MPWRB pins output 0mA. AVDD= 17.7mA (typ), DVDD= 4.0mA(typ), TVDD= 0.1mA (typ), SVDD= 2.1mA (typ). Note 32. All digital input pins are fixed to TVDD or VSS2. ■ Power Consumption on Each Operation Mode PMHPR PMSPLO PMHPL PMLO PMDACB PMDACA PMAD3 PMAD2 PMAD1 PMAD0 PMMPB PMMPA Mode PMVCM Conditions: Ta=25°C; AVDD= SVDD=TVDD=2.8V, DVDD=1.8V; VSS1=VSS2=VSS3= 0V; fs=48kHz, External Slave Mode, BCKI=64fs; 1kHz, 0dBFS input; MPWRA/B & Headphone & Speaker & Line output = No load. Power Management Bit AVDD [mA] DVDD [mA] All Power-down 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.02 Power Save 1 0 0 0 0 0 0 0 0 0 0 0 0 0.5 1.1 MIC(2ch) → ADC 1 1 0 1 1 0 0 0 0 0 0 0 0 7.4 2.2 MIC(3ch) → ADC 1 1 1 1 1 1 0 0 0 0 0 0 0 10.6 2.2 MIC(4ch) → ADC 1 1 1 1 1 1 1 0 0 0 0 0 0 14.5 DACA → 2.1 0.52 1 0 0 0 0 0 0 1 0 1 0 0 0 Line-out A 1.9 1.0 DACB → HP 1 0 0 0 0 0 0 0 1 0 1 1 0 1.8 0.52 DACB → SPK 1 0 0 0 0 0 0 0 1 0 0 0 1 Note 33. Pass settings are PFSEL = DRCENA = DRCENB = BEEPS = PFSDO bits= “0”, DACS bit = “1”. Set PMDSP = PMDRC bits = “0”. Table 1. Power Consumption for Each Operation Mode (typ) MS1463-E-00 TVDD [mA] SVDD [mA] Total Power [mW] 0 0.02 0.05 0.1 0.1 0 0.01 0.01 0.01 0.01 0 1.4 22.9 33.9 44.9 0.02 0.01 6.9 0.02 9.7 0.9 0.02 8.8 1.0 DASEL1-0 bits = “00” and 2012/12 - 13 - [AK4695] ADC FILTER CHARACTERISTICS (fs=48kHz) (Ta =25°C; AVDD= SVDD=2.7 ~ 3.5V, DVDD =1.6 ∼ 2.0V, TVDD=(DVDD-0.2) ~ 3.5V) Parameter Symbol min typ max Unit ADC Digital Filter (Decimation LPF): Passband (Note 34) PB 0 18.8 kHz ±0.16dB 21.1 kHz −0.66dB 21.7 kHz −1.1dB 24.1 kHz −6.9dB Stopband (Note 34) SB 28.4 kHz Passband Ripple PR dB ±0.16 Stopband Attenuation SA 73 dB Group Delay (Note 35) GD 17 1/fs Group Delay Distortion 0 ΔGD μs ADC Digital Filter (HPF): Frequency Response (Note 34) −3.0dB FR 3.7 Hz 10.9 Hz −0.5dB 23.9 Hz −0.1dB Note 34. The passband and stopband frequencies scale with fs (system sampling rate). Each response refers to that of 1kHz. Note 35. A calculating delay time which induced by digital filtering. This time is from the input of an analog signal to the setting of 24-bit data of both channels to the ADC output register. For the signal through the programmable filters (HPF1 + HPF2 + LPF + 2-band Equalizer + ALC + SMUTE), the group delay is increased 2/fs from the value above if there is no phase change by the IIR filter. DAC FILTER CHARACTERISTICS (fs=48kHz) (Ta =25°C; AVDD= SVDD=2.7 ~ 3.5V, DVDD =1.6 ∼ 2.0V, TVDD=(DVDD-0.2) ~ 3.5V) Parameter Symbol min typ max Unit DAC Digital Filter (LPF): Passband (Note 36) PB 0 21.8 kHz ±0.05dB 24.0 kHz −6.0dB Stopband (Note 36) SB 26.2 kHz Passband Ripple PR dB ±0.05 Stopband Attenuation SA 54 dB Group Delay (Note 37) GD 22 1/fs DAC Digital Filter (LPF) + SCF: FR dB Frequency Response: 0 ∼ 20.0kHz ±1.0 Note 36. The passband and stopband frequencies scale with fs (system sampling rate). Each response refers to that of 1kHz. Note 37. A calculating delay time which induced by digital filtering. This time is from setting the 24bit data of both channels to input register to the output of analog signal. For the signal through the programmable filters (HPF1 + HPF2 + LPF +2-band Equalizer + ALC + SMUTE) and DRC, the group delay is increased 2/fs each from the value above if there is no phase change by the IIR filter. MS1463-E-00 2012/12 - 14 - [AK4695] DC CHARACTERISTICS (Ta =25°C; AVDD=SVDD=2.7 ~ 3.5V, DVDD =1.6 ∼ 2.0V, TVDD=(DVDD-0.2) ~ 3.5V) Parameter Symbol min typ max Unit Audio Interface & Serial µP Interface (CSN, CDTIO, CCLK, PDN, BCKI, LRCK, SDTI, MCKI pins ) High-Level Input Voltage (TVDD ≥ 2.2V) VIH 70%TVDD V (TVDD < 2.2V) 80%TVDD V Low-Level Input Voltage (TVDD ≥ 2.2V) VIL 30%TVDD V (TVDD < 2.2V) 20%TVDD V Audio Interface & Serial µP Interface (CDTIO, SDTO1, SDTO2, GPO1 pins Output) High-Level Output Voltage (Iout = −160μA) VOH V TVDD−0.2 VOL 0.2 V Low-Level Output Voltage (Iout = 160μA) Input Leakage Current Iin ±10 μA Digital MIC Interface (DDAT0, DDAT1 pin Input ; DMIC bit = “1”) High-Level Input Voltage VIH2 65%AVDD V Low-Level Input Voltage VIL2 35%AVDD V Digital MIC Interface (DMCLK pin Output ; DMIC bit = “1”) High-Level Output Voltage (Iout = −160μA) VOH2 AVDD-0.4 V VOL2 0.4 V Low-Level Output Voltage (Iout = 160μA) Input Leakage Current Iin ±10 μA MS1463-E-00 2012/12 - 15 - [AK4695] SWITCHING CHARACTERISTICS (Ta =25°C; AVDD=SVDD=2.5 ~ 3.5V, DVDD =1.6 ∼ 2.0V, TVDD=(DVDD-0.2) ~ 3.5V; CL=20pF) Parameter Symbol min typ max MCKI Input Timing Frequency 256fs fCLK 2.048 12.288 512fs fCLK 4.096 24.576 1024fs fCLK 8.192 16.384 Pulse Width Low tCLKL 0.4/fCLK Pulse Width High tCLKH 0.4/fCLK LRCK Input Timing Frequency 256fs fs 8 48 512fs fs 8 48 1024fs fs 8 16 Duty Duty 45 55 BCKI Input Timing Period 8kHz ≤ fs ≤ 12kHz tBCK 1.3 12kHz < fs ≤ 24kHz tBCK 651 24kHz < fs ≤ 48kHz tBCK 325 Pulse Width Low tBCKL 130 Pulse Width High tBCKH 130 Audio Interface Timing tLRB 50 LRCK Edge to BCKI “↑” (Note 38) tBLR 50 BCKI “↑” to LRCK Edge (Note 38) LRCK Edge to SDTO (MSB) (Except I2S mode) tLRD 80 tBSD 80 BCKI “↓” to SDTO SDTI Hold Time tSDH 50 SDTI Setup Time tSDS 50 Control Interface Timing CCLK Period tCCK 200 CCLK Pulse Width Low tCCKL 80 Pulse Width High tCCKH 80 CDTIO Setup Time tCDS 40 CDTIO Hold Time tCDH 40 CSN “H” Time tCSW 150 tCSS 50 CSN Edge to CCLK “↑” (Note 39) tCSH 50 CCLK “↑” to CSN Edge (Note 39) tDCD 70 CCLK “↓” to CDTIO (at Read Command) tCCZ 70 CSN “↑” to CDTIO (Hi-Z) (at Read Command) (Note 40) Note 38. BICK rising edge must not occur at the same time as LRCK edge. Note 39. CCLK rising edge must not occur at the same time as CSN edge. Note 40. It is the time of 10% potential change of the CDTIO pin when RL=1kΩ (pull-up to TVDD). MS1463-E-00 Unit MHz MHz MHz ns ns kHz kHz kHz % μs ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 2012/12 - 16 - [AK4695] Parameter Symbol min typ max Unit Digital Audio Interface Timing; fs = 8kHz ~ 48kHz, CL=100pF DMCLK Output Timing Period tSCK 1/(64fs) ns Rising Time tSRise 10 ns Falling Time tSFall 10 ns Duty Cycle dSCK 45 50 55 % Audio Interface Timing DDAT Setup Time tSDS 50 ns DDAT Hold Time tSDH 0 ns Power-down & Reset Timing PDN Accept Pulse Width (Note 41) tAPD 1.5 μs PDN Reject Pulse Width (Note 41) tRPD 50 ns PMAD0 or PMAD1 “↑” to SDTO1 valid (Note 42) PMAD2 or PMAD3 “↑” to SDTO2 valid ADRST bit = “0” tPDV 1059 1/fs ADRST bit = “1” tPDV 267 1/fs Note 41. The AK4695 can be reset by bringing the PDN pin “L” upon power-up. The PDN pin must held “L” for more than 1.5µs for a certain reset. The AK4695 is not reset by the “L” pulse less than 50ns. Note 42. This is the count of LRCK “↑” from the PMAD0 or PMAD1 bit (PMAD2 or PMAD3 bit) = “1”. ■ Timing Diagram 1/fCLK VIH MCKI VIL tCLKH tCLKL 1/fs VIH LRCK VIL tLRCKH tLRCKL Duty = tLRCKH x fs x 100 tLRCKL x fs x 100 tBCK VIH BCKI VIL tBCKH tBCKL Figure 4. Clock Timing MS1463-E-00 2012/12 - 17 - [AK4695] VIH LRCK VIL tLRB tBLR VIH BCKI VIL tBSD tLRD SDTO1 SDTO2 50%TVDD MSB tSDH tSDS VIH SDTI VIL Figure 5. Audio Interface Timing VIH CSN VIL tCSH tCCKL tCSS tCCKH VIH CCLK VIL tCCK tCDH tCDS CDTIO A6 R/W A5 VIH VIL Figure 6. WRITE Command Input Timing tCSW VIH CSN VIL tCSH VIH CCLK CDTIO tCSS VIL D2 D1 D0 VIH VIL Figure 7. WRITE Data Input Timing MS1463-E-00 2012/12 - 18 - [AK4695] VIH CSN VIL VIH CCLK Clock, H or L tDCD CDTIO D3 VIL tCCZ D2 D1 D0 Hi-Z 50% TVDD Figure 8. Read Data Output Timing tSCK 65%AVDD DMCLK 50%AVDD 35%AVDD tSCKL tSRise tSFall dSCK = 100 x tSCKL / tSCK Figure 9. DMCLK Clock Timing 65%AVDD DMCLK 35%AVDD tSDS tSDH VIH2 DDAT0 DDAT1 VIL2 Figure 30. Audio Interface Timing (DCLKP bit = “1”) 65%AVDD DMCLK 35%AVDD tSDS tSDH VIH2 DDAT0 DDAT1 VIL2 Figure 31. Audio Interface Timing (DCLKP bit = “0”) MS1463-E-00 2012/12 - 19 - [AK4695] PMAD0/1/2/3 bits, PMDM0/1/2/3 bits tPDV SDTO1 SDTO2 50%TVDD Figure 10. Power Down & Reset Timing 1 tAPD tRPD PDN VIL Figure 11. Power Down & Reset Timing 2 MS1463-E-00 2012/12 - 20 - [AK4695] OPERATION OVERVIEW ■ System Clock The AK4695 operates on external slave mode. This mode is compatible with the interface of a normal audio CODEC. Master clock can be input to the internal ADC and DAC directly from the MCKI pin without internal PLL circuit operation. The external clocks required to operate the AK4695 are MCKI (256fs, 512fs or 1024fs), BCKI (≥32fs) and LRCK (fs). The master clock (MCLK) must be synchronized with LRCK. The phase between these clocks is not important. Sampling frequency and MCLK frequency can be selected by FS3-0 bits (Table 2). Mode FS3 bit FS2 bit FS1 bit FS0 bit 0 1 2 4 5 10 12 Others 0 0 0 0 0 1 1 0 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 MCKI Input Frequency Sampling Frequency Range 8kHz ≤ fs ≤ 16kHz 16kHz < fs ≤ 32kHz 32kHz < fs ≤ 48kHz 8kHz ≤ fs ≤ 16kHz 512fs 16kHz < fs ≤ 32kHz 32kHz < fs ≤ 48kHz 1024s 8kHz ≤ fs ≤ 16kHz Others N/A N/A Table 2 MCKI Input Frequency and Sampling Frequency Setting 256fs (default) The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise. The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output through LOUTA/ROUTA pins is shown in Table 3. MCKI S/N (fs=8kHz, 20kHzLPF + A-weighted) 80dB Mode0: 256fs Mode4: 512fs 92dB Mode12: 1024fs Table 3. Relationship between MCKI and S/N of LOUTA/ROUTA pins AK4695 MCKI BCKI LRCK DSP or μP 256fs, 512fs or 1024fs ≥ 32fs 1fs MCLK BCLK LRCK SDTO1 SDTI1 SDTO2 SDTI2 SDTI SDTO Figure 12. EXT Slave Mode MS1463-E-00 2012/12 - 21 - [AK4695] ■ System Reset Upon power-up, the AK4695 must be reset by bringing the PDN pin = “L”. This reset is released when a dummy command is input (sequential write is not available) after the PDN pin = “H”. This ensures that all internal registers reset to their initial value. Dummy command is executed by writing all “0” to the register address 00H. It is recommended to set the PDN pin = “L” before power up the AK4695. CSN 0 CCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 “H” or “L” CDTIO “H” or “L” “H” or “L” R/W A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 R/W: A6-A0: D7-D0: “H” or “L” READ/WRITE (“1”: WRITE) Register Address (00H) Control data (Input), (00H) Figure 13. Dummy Command in 3-wire Serial Mode The ADC enters an initialization cycle when the PMAD0, PMAD1, PMAD2 or PMAD3 bit is changed from “0” to “1”. PMMPA and PMMPB bits must be set to “1” before writing PMAD0, PMAD1, PMAD2 or PMAD3 bit “1” even when not using the microphone power. Set PMMPA and PMMPB bits to “0” after the initialization cycle if the microphone power is not necessary. The initialization cycle time is set by ADRST bit (Table 4). During the initialization cycle, the ADC digital data outputs of both channels are forced to a 2's complement, “0”. The ADC output reflects the analog input signal after the initialization cycle is complete. When using a digital microphone, the initialization cycle is the same as ADC’s. Note 43. The initial data of ADC has offset data that depends on the condition of the microphone and the cut-off frequency of HPF. If this offset is not small, make initialization cycle longer by setting ADRST bit or do not use the initial data of ADC. ADRST bit 0 1 Cycle 1059/fs 267/fs Init Cycle fs = 8kHz fs = 16kHz 132.4ms 66.2ms 33.4ms 16.7ms Table 4. ADC Initialization Cycle MS1463-E-00 fs = 48kHz 22.1ms 5.6ms (default) 2012/12 - 22 - [AK4695] ■ Audio Interface Format Four types of data formats are available and selected by setting the DIF1-0 bits (Table 5). In all modes, the serial data is MSB first, 2’s complement format. Audio interface formats can be used in both master and slave modes. The SDTO is clocked out on the falling edge (“↓”) of BICK and the SDTI is latched on the rising edge (“↑”) of BICK. Mode DIF1 bit 0 DIF0 bit 0 PFSEL bit x 0 1 x SDTO1 (ADC1) SDTO2 (ADC2) 24bit MSB justified SDTI (DAC) BCKI Figure ≥ 48fs Figure 14 ≥ 32fs 1 0 1 24bit MSB justified Figure 15 ≥ 32fs 2 1 0 24bit MSB justified ≥ 48fs Figure 16 (default) =32fs or 0 I2S Compatible ≥ 48fs 3 1 1 I2S Compatible Figure 17 N/A (Note 44) 32fs 1 I2S Compatible ≥ 48fs Note 44. When the path from SDTI to Programmable Filter is selected (PFSEL bit = “1”), do not select 16bit LSB justified format (DIF1-0 bits = “01”) and I2S Compatible format (DIF1-0 bits = “11” when BCKI=32fs) of SDTI. Table 5. Audio Interface Format (x: Don’t care, N/A: Not available) 0 24bit LSB justified 16bit LSB justified N/A (Note 44) 24bit MSB justified If 24 or 16-bit data, the output of ADC, is converted to an 8-bit data by removing LSB 16 or 8-bit, “-1” data is converted to “-1” of 8-bit data. And when the DAC playbacks this 8-bit data, “-1” of 8-bit data will be converted to “-65536” or “-256”of 24 or 16-bit data which is a large offset. This offset can be removed by adding the offset of “32768” or “128” to 24 or 16-bit data, receptively before converting to 8-bit data. LRCK 0 1 2 8 9 10 20 21 31 0 1 2 8 9 10 20 21 31 0 1 BCKI(64fs) SDTO1(o) SDTO2(o) SDTI(i) 23 22 16 Don’t Care 23:MSB, 0:LSB 15 14 0 23 22 12 11 23 22 1 0 16 Don’t Care Lch Data 15 14 23 22 0 12 11 23 1 0 Rch Data Figure 14. Mode 0 Timing MS1463-E-00 2012/12 - 23 - [AK4695] LRCK 0 1 2 3 7 8 9 10 12 13 14 15 0 1 2 3 8 9 10 11 12 13 14 15 0 1 BCKI(32fs) SDTO1(o) SDTO2(o) 23 22 21 15 14 13 12 11 10 9 8 23 22 21 15 14 13 12 11 10 9 8 23 SDTI(i) 15 14 13 7 1 0 15 14 13 7 1 0 15 0 1 2 3 15 6 16 5 17 4 18 3 2 23 24 30 31 0 1 2 3 6 15 16 5 17 4 18 3 23 2 24 25 30 31 1 BCKI(64fs) SDTO1(o) SDTO2(o) 23 22 21 SDTI(i) Don’t Care 8 7 6 5 0 15 14 13 8 23 22 21 2 1 8 Don’t Care 0 24bit: 23:MSB, 0:LSB 16bit: 15: MSB, 0:LSB Lch Data 7 6 5 0 15 14 13 8 23 2 1 0 Rch Data Figure 15. Mode 1 Timing LRCK 0 1 2 18 19 20 21 22 23 24 25 0 1 2 18 19 20 21 22 23 24 25 0 1 BCKI(64fs) SDTO1(o) SDTO2(o) 23 22 5 4 3 2 1 0 23 22 5 4 3 2 1 0 SDTI(i) 23 22 5 4 3 2 1 0 Don’t Care 23 22 5 4 3 2 1 0 Don’t Care 23:MSB, 0:LSB Lch Data 23 Rch Data Figure 16. Mode 2 Timing LRCK 0 1 2 3 7 8 9 10 12 13 14 15 0 1 2 3 8 9 10 11 12 13 14 15 0 1 BCKI(32fs) SDTO1(o) SDTO2(o) 8 23 22 16 15 14 13 12 11 10 9 8 23 22 16 15 14 13 12 11 10 9 8 SDTI(i) 8 23 22 16 15 14 13 12 11 10 9 8 23 22 16 15 14 13 12 11 10 9 8 0 1 2 3 19 20 21 22 23 24 25 0 1 2 3 19 20 21 22 23 24 25 0 1 BCKI(64fs) SDTO1(o) SDTO2(o) 23 22 5 4 3 2 1 0 23 22 5 4 3 2 1 0 SDTI(i) 23 22 5 4 3 2 1 0 Don’t Care 23 22 5 4 3 2 1 0 Don’t Care 23:MSB, 0:LSB Lch Data Rch Data Figure 17. Mode 3 Timing MS1463-E-00 2012/12 - 24 - [AK4695] ■ Mono/Stereo Mode PMAD1-0 and 3-2 bits set mono/stereo mode of ADC1 and ADC2 operation, respectively. When changing ADC operation and analog/digital microphone, PMAD3-0 bits must be set “0” at first. When DMIC bit = “1”, PMAD3-0 bits settings are ignored. When DMIC bit = “0”, PMDM3-0 bits settings are ignored. MMODE bit must be set to “1” (default: “0”) when power up an ADC (PMADx bit = “1”). PMAD0 bit 0 0 1 1 PMAD1 bit ADC1 Lch data ADC1 Rch data 0 All “0” All “0” 1 MIC1 Input Signal MIC1 Input Signal 0 MIC0 Input Signal MIC0 Input Signal 1 MIC0 Input Signal MIC1 Input Signal Table 6. Mono/Stereo ADC1 operation (Analog MIC) PMAD2 bit 0 0 1 1 PMAD3 bit ADC2 Lch data ADC2 Rch data 0 All “0” All “0” 1 MIC3 Input Signal MIC3 Input Signal 0 MIC2 Input Signal MIC2 Input Signal 1 MIC2 Input Signal MIC3 Input Signal Table 7. Mono/Stereo ADC2 operation (Analog MIC) PMDM0 bit 0 0 1 1 PMDM1 bit ADC1 Lch data ADC1 Rch data 0 All “0” All “0” 1 DMIC0 Rch Input Signal DMIC0 Rch Input Signal 0 DMIC0 Lch Input Signal DMIC0 Lch Input Signal 1 DMIC0 Lch Input Signal DMIC0 Rch Input Signal Table 8. Mono/Stereo ADC1 operation (Digital MIC) PMDM2 bit 0 0 1 1 PMDM3 bit ADC1 Lch data ADC1 Rch data 0 All “0” All “0” 1 DMIC1 Rch Input Signal DMIC1 Rch Input Signal 0 DMIC1 Lch Input Signal DMIC1 Lch Input Signal 1 DMIC1 Lch Input Signal DMIC1 Rch Input Signal Table 9. Mono/Stereo ADC2 operation (Digital MIC) MS1463-E-00 (default) (default) (default) (default) 2012/12 - 25 - [AK4695] ■ MIC/LINE Input Selector The AK4695 has an input selector. IN01-0, IN11-0, IN21-0 and IN31-0 bits select input signal of MIC0, MIC1, MIC2 and MIC3, respectively. The input impedance is typ. 100kΩ. When the AK4695 is in power save mode (PMVCM bit = “1”, PMADC0/1/2/3 bits = “0”), the input impedance is Hi-Z. A microphone input pin (MICIN0L, MICIN3L, MICIN0R or MICIN3R) cannot be allocated for two MIC’s. When DMIC bit = “0”, do not select the same signal input pin for MIC0 and MIC2, or MIC1 and MIC3. When DMIC bit = “1”, digital microphone input is selected regardless of IN bits. DMIC bit IN01 bit IN00 bit MIC0 Input Signal 0 0 MICIN0L (Note 45) (default) 0 1 MICIN3L (Note 45) 0 1 0 AUXINL 1 1 N/A 1 x x Digital MIC Note 45. Do not select the same input signal as MIC2. Table 10. Input Signal Select of MIC0 (x: Don’t care, N/A: Not available) DMIC bit IN11 bit IN10 bit MIC1 Input Signal 0 0 MICIN0R (Note 46) (default) 0 1 MICIN3R (Note 46) 0 1 0 AUXINR 1 1 N/A 1 x x Digital MIC Note 46. Do not select the same input signal as MIC3. Table 11. Input Signal Select of MIC1 (x: Don’t care, N/A: Not available) DMIC bit IN21 bit IN20 bit MIC2 Input Signal 0 0 MICIN1L 0 1 MICIN2L 0 1 0 MICIN0L (Note 47) 1 1 MICIN3L (Note 47) 1 x x Digital MIC Note 47. Do not select the same input signal as MIC0. Table 12. Input Signal Select of MIC2 (x: Don’t care) IN31 bit IN30 bit MIC3 Input Signal 0 0 MICIN1R 0 1 MICIN2R 0 1 0 MICIN0R (Note 48) 1 1 MICIN3R (Note 48) 1 x x Digital MIC Note 48. Do not select the same input signal as MIC1. Table 13. Input Signal Select of MIC3 (x: Don’t care) (default) DMIC bit MS1463-E-00 (default) 2012/12 - 26 - [AK4695] ■ MIC Gain Amplifier The AK4695 has a gain amplifier for microphone input. The gain of MIC0, MIC1, MIC2 and MIC3 is selected by M0GN2-0, M1GN2-0, M2GN2-0, M3GN2-0 bits, respectively (Table 14). When the microphone amplifier gain is changed, MZCN bit must be set to “1” (default = “0”). M0GN3 bit M1GN3 bit M2GN3 bit M3GN3 bit 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 M0GN2 bit M1GN2 bit M2GN2 bit M3GN2 bit 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 M0GN1 bit M0GN0 bit M1GN1 bit M1GN0 bit M2GN1 bit M2GN0 bit M3GN1 bit M3GN0 bit 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 Table 14. MIC Gain Amplifier Input Gain +3dB +4.5dB +6dB +7.5dB +9dB +10.5dB +12dB +13.5dB +15dB +16.5dB +18dB +19.5dB +21dB +24dB +27dB +30dB (default) ■ Low-power Consumption Mode Set ADPSM bit = “1” and power up ADC, MIC-Amp and MIC-Power for low-power consumption operation mode of these blocks. ADPSM bit Mode 4ch ADC Power Consumption (MIC-Power + MIC-Amp + ADC) 0 High Performance Mode 44.9mW 1 S/N S/(N+D) (MGAIN=+12dB) 103dB Low-power Consumption 33.1mW 102dB Operation Mode Table 15. ADC Low Power Consumption Operation Mode MS1463-E-00 93dB (default) > 83dB 2012/12 - 27 - [AK4695] ■ MIC Power When PMMPA/B bit = “1”, the MPWRA/B pin supplies power for the microphones. This output voltage is typically 2.4V (0.857 x AVDD) and the load resistance is minimum 250Ω for the MPWRA pin and minimum 500Ω for the MPWRB pin. Any capacitor must not be connected directly to the MPWRA and MPWRB pins (Figure 18). MIC power can be switched ON/OFF regardless of the ADC status. However, the voltage at the microphone input pin will be shifted and need time to return to the VCOM voltage when power up the MIC power during the ADC is powered on. This recovery time to the VOCM voltage is dependent on the capacitance of the input capacitor and the time constant of the input impedance. PMMPA bit MPWRA pin 0 Hi-Z (default) 1 Output Table 16. Output Setting of MIC Power A PMMPB bit MPWRB pin 0 Hi-Z (default) 1 Output Table 17. Output Setting of MIC Power B MIC Power “PMMPA” MPWRA pin ≥ 1kΩ ≥ 1kΩ ≥ 1kΩ ≥ 1kΩ ≥ 2k Ω ≥ 2kΩ “PMMPB” ≥ 2k Ω ≥ 2k Ω MPWRB pin Microphone MICIN0L pin Microphone MICIN0R pin Microphone MICIN1L pin Microphone MICIN1R pin Microphone MICIN2L pin Microphone MICIN2R pin Microphone MICIN3L pin Microphone MICIN3R pin Figure 18. MIC Block Circuit MS1463-E-00 2012/12 - 28 - [AK4695] ■ Digital MIC 1. Connection to Digital Microphones The AK4695 can be connected to a digital microphone by setting DMIC bit = “1”. When DMIC bit is set to “1”, the MICIN0L and MICIN1L pins become DDAT0 (digital microphone data input 0) and DMCLK (digital microphone clock supply) pins respectively. The same voltage as AVDD must be provided to the digital microphone. The Figure 19 and Figure 20 show mono/stereo connection examples. The DMCLK signal is output from the AK4695, and the digital microphone outputs 1bit data, which is generated by a ΔΣModulator, from DMDAT. PMDM0/1/2/3 bits control power up/down of the digital block (Decimation Filter and HPF). PMDM0/1/2/3 bits settings do not affect the digital microphone power management. The DCLKE bit controls ON/OFF of the output clock from the DMCLK pin. When the AK4695 is powered down (PDN pin= “L”), the DMCLK, DDAT0 and DDAT1 pins are floating state. Pull-down resistors must be connected to the DMCLK, DDAT0 and DDAT1 pins externally to avoid this floating state. AVDD AK4695 VDD DMCLK(64fs) AMP ΔΣ DIV MCKI 100kΩ Modulator PMDM0/1 bits Decimation Filter DDAT0 Lch HPF Programmable Filter ALC SDTO1 R VDD AMP ΔΣ Modulator Rch Figure 19. Connection Example of Stereo Digital MIC MS1463-E-00 2012/12 - 29 - [AK4695] AVDD AK4695 VDD DMCLK(64fs) AMP ΔΣ DIV MCKI 100kΩ Modulator PMDM0/1 bits Decimation Filter DDAT0 L0ch HPF SDTO1 Programmable Filter R ALC PMDM2/3 bits VDD Decimation Filter DDAT1 HPF Programmable SDTO2 Filter R AMP ΔΣ Modulator R0ch VDD AMP ΔΣ Modulator L1ch VDD AMP ΔΣ Modulator R1ch Figure 20. Connection Example of 4ch Digital MIC MS1463-E-00 2012/12 - 30 - [AK4695] 2. Interface The input data channel of the DDAT0 and DDAT1 pins are set by DCLKP bit. When DCLKP bit = “1, Lch data is input to the decimation filter if the DMCLK pin= “H”, and Rch data is input if the DMCLK pin= “L”. When DCLKP bit = “0”, Rch data is input to the decimation filter if the DMCLK pin= “H”, and Lch data is input if the DMCLK pin= “L”. The DMCLK pin outputs “L” when DCLKE bit = “0”, and only supports 64fs. In this case, necessary clocks must be supplied to the AK4695 for ADC operation. The output data through the Decimation and Digital Filters is 24bit full scale when the 1bit data density is 0%~100%. DCLKP bit DMCLK = “H” DMCLK = “L” 0 Rch Lch 1 Lch Rch Table 18. Data Input/Output Timing with Digital MIC (default) DMCLK(64fs) DDAT0 (Lch) DDAT1 (Lch) Valid Data DDAT0 (Rch) DDAT1 (Rch) Valid Data Valid Data Valid Data Valid Data Valid Data Valid Data Valid Data Figure 21. Data Input/Output Timing with Digital MIC (DCLKP bit = “1”) DMCLK(64fs) DDAT0 (Lch) DDAT1 (Lch) DDAT0 (Rch) DDAT1 (Rch) Valid Data Valid Data Valid Data Valid Data Valid Data Valid Data Valid Data Valid Data Figure 22. Data Input/Output Timing with Digital MIC (DCLKP bit = “0”) MS1463-E-00 2012/12 - 31 - [AK4695] ■ Digital Block The digital block consists of the blocks shown in Figure 23. Recording path and playback path is selected by setting PFSEL bit, PFSDO bit and DASEL1-0 bits. (Figure 24 ~ Figure 27, Table 19) PMDSP bit = “1” powers up the whole programmable filter block. PMWNG and PMPFILx bits control the each block individually. PMAD2/3 bits or PMDM2/3 bits PMAD0/1 bits or PMDM0/1 bits ADCB ADCA 1st Order 1st Order HPFB HPFA Gain Adj. Gain Adj. HPFAD bit HPFAD bit SDTI SDTO1 SDTO2 PMDSP bit “0” PMPFIL2-3 bits HPF12-13 bits HPF22-23 bits LPF12-13 bits EQ12-13 bits EQ22-23 bits “1” PFSEL bit 1st Order HPF1 HPF1 1st Order 1st Order HPF2 HPF2 1st Order 1st Order LPF1 LPF1 LPF10-11 bits 2 Band EQ10-11 bits EQ20-21 bits 2 Band EQ1-2 EQ1-2 PMPFIL0 or PMPFIL1 or PMPFIL2 or PMPFIL3 bits SMUTE SDTO2 DRC HPF20-21 bits ALC0-3 bits (Volume) “1” PMDRC bit HPF10-11 bits “0” DRCENB bit “1” PMDACB bit ALC “0” PFSDO bit DASEL1-0 bits PMPFIL0-1 bits 1st Order SMUTE bit SEL “0” “1” “0” “1” DRCENA bit PMDACA bit DVLB SMUTEB DVLA SMUTEA DACB DACA To HP or SPK To Line Outputs SDTO1 (1) (2) (3) (4) ADCA/B: Includes the Digital Filter (LPF) for ADC as shown in “FILTER CHRACTERISTICS”. HPFA/B: Digital Filter (HPF) for ADC as shown in “FILTER CHRACTERISTICS”. Gain Adj.: Applicable for use as MIC sensitivity correction. HPF1/2: High Pass Filter. Applicable for use as Wind-Noise Reduction Filter. (See “Digital Programmable Filter Circuit”) (5) LPF1: Low Pass Filter (See “Digital Programmable Filter Circuit”) (6) 2-Band EQ: Applicable for use as Equalizer or Notch Filter. (See “Digital Programmable Filter Circuit”) (7) Volume: Input Digital Volume with ALC function. (See “Input Digital Volume” and “ALC Operation”) (8) SMUTE: Soft Mute Function (See “Digital Programmable Filter Circuit”) (9) DRC: Dynamic range control circuit for playback path. (See “DRC Operation”) (10) DVLA/B: Digital volume with soft mute function for playback path (See “Output Digital Volume” ) (11) DACA/B: Includes the Digital Filter (LPF) for DAC as shown is “FILTER CHARACTERISTICS” Figure 23. Digital Block Path Select MS1463-E-00 2012/12 - 32 - [AK4695] Mode DASEL1-0 bits 00 01 PFSEL bit PFSDO bit Recording Mode 1 & Playback Mode 2 0 1 Recording Mode 2 & Playback Mode 1 1 1 Recording Mode 2 & Playback Mode 2 (Programmable Filter Bypass Mode: X 00 0 PMDSP bit = “0”) Loopback Mode 0 01 or 10 1 Table 19. Recording Playback Mode (x: Don’t care) DRCENA bit DRCENB bit 0 0 Figure 24 Figure 25 1 Figure 26 0 Figure 27 Figure HPF10-3, HPF20-3, LPF10-3, EQ10-3, EQ20-3 and ALC0-3 bits must be “0” when changing those modes. ADCA/B DACA/B 1st Order MIC Gain Adjust HPFA/B SMUTEA/B 1st Order 1st Order 1st Order 2 Band HPF1 HPF2 LPF1 EQ ALC (Volume) SMUTE DVLA/B Figure 24. Path at Recording Mode 1 & Playback Mode 2 (default) ADCA/B DACA/B 1st Order MIC Gain Adjust HPFA/B SMUTEA/B DVLA/B SMUTE ALC (Volume) 2 Band 1st Order 1st Order 1st Order EQ LPF1 HPF2 HPF1 ALC SMUTE Figure 25. Path at Recording Mode 2 & Playback Mode 1 1st Order ADCA/B DACA/B HPFA/B SMUTEA/B MIC Gain Adjust DVLA/B DRC Figure 26. Path at Recording Mode 2 & Playback Mode 2 ADCA/B DACA/B 1st Order HPFA/B SMUTEA/B MIC Gain Adjust 1st Order 1st Order 1st Order 2 Band HPF1 HPF2 LPF1 EQ (Volume) DVLA/B Figure 27. Path at Loopback Mode MS1463-E-00 2012/12 - 33 - [AK4695] ■ Digital HPFA/B Digital High Pass Filters (HPFA and HPFB) are integrated for DC offset cancellation of the ADC input. The cut-off frequency of the HPFA/B is proportional to the sampling frequency (fs) and the default is 3.7Hz (@fs = 48kHz). HPFAD bit controls the ON/OFF of the HPFA/B (ON is recommended). HPFAD bit must be changed when PMAD3-0 bits = “0” ■ MIC Sensitivity Correction The AK4695 has microphone sensitivity correction function controlled by M1ADJ3-0 bits, M2ADJ3-0 bits and M3ADJ3-0 bits. M0ADJ3-0, M1ADJ3-0 bits GAIN (dB) Step M2ADJ3-0, M3ADJ3-0 bits 0000 0 (default) 0001 –0.75 0010 –1.5 0011 –2.25 0100 –3.0 0101 –3.75 0110 –4.5 0.75dB 0111 –5.25 1000 –6.0 1001 –6.75 1010 –7.5 1011 –8.25 1100 –9.0 Others N/A Table 20. MIC Sensitivity Correction (N/A: Not available) MS1463-E-00 2012/12 - 34 - [AK4695] ■ Digital Programmable Filter Circuit PMPFIL0 or PMPFIL1 or PMPFIL2 or PMPFIL3 bits PMPFIL0 bit HPF10 HPF20 LPF10 Ch0 EQ10 EQ20 ALC0 SDTO0 HPF11 HPF21 LPF11 Ch1 EQ11 EQ21 ALC1 PMPFIL1 bit SMUTE PMPFIL2 bit HPF12 HPF22 LPF12 Ch2 EQ12 EQ22 ALC2 SDTO1 HPF13 HPF23 LPF13 Ch3 EQ13 EQ23 E1A15-0 E1B15-0 E1C15-0 E2A15-0 E2B15-0 E2C15-0 ALC3 PMPFIL3 bit HPF1A13-0 HPF1B13-0 LPF1A13-0 LPF1B13-0 ALC3-0 SMTM Figure 28. Programmable Filter Circuit (1) High Pass Filter (HPF1, HPF2) Normally, this HPF is used for Wind-Noise Reduction. This is composed two 1st order HPFs. The coefficient of HPF1 and HPF2 are set by HPF1A13-0 bits and HPF1B13-0 bits. The coefficient setting is common for all channels of HPF1 and HPF2. HPF10-13 bits and HPF20-23 bits control ON/OFF of the HPF1 and HPF2, respectively. When the HPF1 and HPF2 are OFF, the audio data passes this block by 0dB gain. The coefficient must be set when HPF10-13= HPF20-23 bits = “0”, PMDSP bit = “0” or PMPFIL3-0 bits = “0”. The HPF1 and HPF2 start operation 4/fs (max) after when HPF1x =HPF2x bit=PMPFIL bit= PMDSP bit = “1” is set. Each channel can be powered down individually by PMPFIL3-0 bits. The powered-down channel by PMPFIL3-0 bits outputs “0”. fs: Sampling Frequency fc: Cut-off Frequency Register Setting (Note 49) HPF1, HPF2: HPF1A[13:0] bits =A, HPF1B[13:0] bits =B (MSB=HPF1A13, HPF1B13; LSB=HPF1A0, HPF1B0) 1 − 1 / tan (πfc/fs) 1 / tan (πfc/fs) A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function 1 − z −1 H(z) = A 1 + Bz −1 The cut-off frequency must be set as below. fc/fs ≥ 0.0001 (fc min = 4.8Hz at 48 kHz) MS1463-E-00 2012/12 - 35 - [AK4695] (2) Low Pass Filter (LPF1) This is composed with 1st order LPF. LFP1A13-0 bits and LFP1B13-0 bits set the coefficient of LPF. This coefficient setting is common for all channels. LPF13-10 bit controls ON/OFF of the each channel. When the LPF1 is OFF, the audio data passes this block by 0dB gain. The coefficient must be set when LPF13-10 bits = “0”, PMPFIL3-0 bits = “0” or PMDSP bit = “0”. The LPF1 starts operation 4/fs(max) after when LPF1x bit =PMPFIL bit= PMDSP bit = “1” is set. Each channel can be powered down individually by PMPFIL3-0 bits. The powered-down channel by PMPFFIL3-0 bits outputs “0”. fs: Sampling frequency fc: Cut-off frequency Register setting (Note 49) LPF1: LPF1A[13:0] bits =A, LPF1B[13:0] bits =B (MSB= LPF1A13, LPF1B13; LSB= LPF1A0, LPF1B0) 1 − 1 / tan (πfc/fs) 1 A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function 1 + z −1 H(z) = A 1 + Bz −1 The cut-off frequency must be set as below. fc/fs ≥ 0.05 (fc min = 2400Hz at 48kHz) (3) 2-band Equalizer This block can be used as Equalizer or Notch Filter. A 2-band Equalizer (EQ1 and EQ2) is switched ON/OFF independently by EQ13-10 and EQ23-20 bits. When the Equalizer is OFF, the audio data passes this block by 0dB gain. The calculating delay time does not differ on each channel whether the equalizer is ON or OFF. E1A15-0, E1B15-0 and E1C15-0 bits set the coefficient of EQ1. E2A15-0, E2B15-0 and E2C15-0 bits set the coefficient of EQ2. The coefficient setting is common for all channels. The EQx (x=1∼2) coefficient must be set when EQx bit = “0” or PMPFIL3-0 bits = “0”. EQ1-2 start operation 4/fs(max) after when EQx (x=1~5) = PMPFIL = PMDSP bit = “1”is set. Each channel can be powered down individually by PMPFIL3-0 bits. The powered-down channel by PMPFIL3-0 bits outputs “0”. fs: Sampling frequency fo1 ~ fo2: Center frequency fb1 ~ fb2: Band width where the gain is 3dB different from center frequency K1 ~ K2 : Gain ( -1 ≤ Kn < 3 ) Register setting (Note 49) EQ1: E1A[15:0] bits =A1, E1B[15:0] bits =B1, E1C[15:0] bits =C1 EQ2: E2A[15:0] bits =A2, E2B[15:0] bits =B2, E2C[15:0] bits =C2 (MSB=E1A15, E1B15, E1C15, E2A15, E2B15, E2C15 ; LSB= E1A0, E1B0, E1C0, E2A0, E2B0, E2C0) MS1463-E-00 2012/12 - 36 - [AK4695] An = K n x tan (πfbn/fs) 2 , B n = cos(2π fon/fs) x 1 + tan (πfbn/fs) 1 + tan (πfbn/fs) , Cn = 1 − tan (πfbn/fs) 1 + tan (πfbn/fs) (n = 1, 2) Transfer function H(z) = 1 + h1 (z) + h2(z) 1 − z −2 hn (z) = An 1− B nz −1 − Cn z −2 (n = 1, 2) The center frequency must be set as below. 0.003 < fon / fs < 0.497 When gain of K is set to “-1”, this equalizer becomes a notch filter. When EQ1 ∼EQ2 is used as a notch filter, central frequency of a real notch filter deviates from the above-mentioned calculation, if its central frequency of each band is near. The control software that is attached to the evaluation board has functions that revises a gap of frequency and calculates the coefficient. When its central frequency of each band is near, the central frequency should be revised and confirm the frequency response. Note 49. [[Translation the filter coefficient calculated by the equations above from real number to binary code (2’s complement)] X = (Real number of filter coefficient calculated by the equations above) x 213 X must be rounded to integer, and then should be translated to binary code (2’s complement). MSB of each filter coefficient setting register is sign bit. The power consumption can be reduced by setting HPF1, HPF2, LPF, EQ1 or EQ2 off while either PMPFIL2 or PMPFIL3 bit is “0”, or either PMPFIL0 or PMPFIL1bit is “0”. MS1463-E-00 2012/12 - 37 - [AK4695] ■ ALC Operation The ALC (Automatic Level Control) is operated by ALC block when ALC bit is “1”. When PFSEL bit is “0”, ALC circuit operates at recording path. When PFSEL bit is “1”, ALC circuit operates at playback path. The calculating delay time does not differ on each channel whether ALC is ON or OFF. ALC block is powered up when PMDSP bit= PMPFILx bits= ALCx bits = “1”. Each channel can be powered down individually by PMPFIL3-0 bits. The powered-down channel by PMPFFIL3-0 bits outputs “0” data. The ALC block consists of these blocks shown below. ALC limiter detection level and ALC recovery wait counter reset level are monitored at Level Detection 2 block after EQ block. The Level Detection 1 block also monitors clipping detection level (+0.53dBFS). ALC Control Level Detection 2 EQ Level Detection 1 Output Input Volume Figure 29. ALC Block The polar (fc1) and zero-point (fc2) frequencies of EQ block are dependent on the sampling frequency. The coefficient is changed automatically according to the sampling frequency range setting. When ALC EQ block is OFF (ALCEQ bit = “1”), these level detection are off. Sampling Frequency Range 8kHz ≤ fs ≤ 16kHz (FS3-2 bits = “11”) 8kHz ≤ fs ≤ 32kHz (FS3-2 bits = “01”) 8kHz ≤ fs ≤ 48kHz (FS3-2 bits = “00”) 32kHz < fs ≤ 48kHz (FS3-2 bits = “10”) Polar Frequency (fc1) Zero-point Frequency (fc2) 150Hz 100Hz fs=12kHz 150Hz 100Hz fs=24kHz 150Hz 100Hz fs=48kHz Table 21. ALCEQ Frequency Setting fs: Sampling Frequency fc1: Polar Frequency fc2: Zero-point Frequency A = 10K/20 x 1 + 1 / tan (πfc 2/fs) 1 + 1 / tan (πfc 1/fs) , B= 1 − 1 / tan (πfc1 /fs) 1 + 1 / tan (πfc1 /fs) , C = 10K/20 x 1 − 1 / tan (πfc 2/fs) 1 + 1 / tan (πfc1/fs) Transfer function A + Cz − 1 H(z) = 1 + Bz −1 MS1463-E-00 2012/12 - 38 - [AK4695] [ ALCEQ: First order zero pole high pass filter ] Gain [dB] 0dB -3.5dB 150Hz (fc 1) 100Hz (fc2) Frequency [Hz] Figure 30. ALCEQ Frequency Response (fs = 48kHz) 1. ALC Limiter Operation During ALC limiter operation, when either L or R channel output level exceeds the ALC limiter detection level (Table 22), the VOL value (same value for both L and R) is attenuated automatically according to the output level (Table 23). The volume is attenuated by the step amount shown in Table 23 at every sampling. (This attenuation is repeated for sixteen times once ALC limiter operation is executed.) After completing the attenuate operation, unless ALC0/1/2/3 bit is changed to “0”, the operation repeats when the input signal level exceeds ALC limiter detection level. When ATTLMT bit = “1”, VOL value is attenuated to 0dB if the volume is over ALC limiter detection level. In this case, attenuation under 0dB is not executed. The reference level must be set to a plus value or mute. When ATTLMT bit = “0” (default values), normal attenuation is executed without volume limitation. LMTH1 bit 0 0 1 1 ALC Limiter Detection Level ALC Recovery Waiting Counter (LM-LEVEL) Reset Level 0 –2.5dBFS –4.1dBFS (default) 1 –4.1dBFS –6.0dBFS 0 –6.0dBFS –8.5dBFS 1 –8.5dBFS –12dBFS Table 22. ALC Limiter Detection Level / Recovery Counter Reset Level LMTH0 bit Output Level +0.53dBFS ≤ Output Level (Level Detection 1) –1.16dBFS ≤ EQ Output Level (Level Detection 2) < +0.53dBFS LM-LEVEL ≤ EQ Output Level (Level Detection 2) < –1.16dBFS Table 23. ALC Limiter ATT Amount MS1463-E-00 ATT Step [dB] 0.38148 0.06812 0.02548 2012/12 - 39 - [AK4695] 2. ALC Recovery Operation ALC recovery operation waits for the time set by WTM1-0 bits (Table 24) after completing ALC limiter operation. If the input signal does not exceed “ALC recovery waiting counter reset level” (Table 22) during the wait time, ALC recovery operation is executed. The VOL value is automatically incremented by the amount set by RGAIN2-0 bits (Table 25) up to the set reference level (Table 26) in every one sampling. When the VOL value exceeds the reference level (REF7-0), the VOL values are not increased. When “ALC recovery waiting counter reset level (LMTH1-0) ≤ Output Signal < ALC limiter detection level (LMTH1-0)” during the ALC recovery operation, the waiting timer of ALC recovery operation is reset. When “ALC recovery waiting counter reset level (LMTH1-0) > Output Signal”, the waiting timer of ALC recovery operation starts. ALC operations correspond to the impulse noise. When the impulse noise is input, the ALC recovery operation becomes faster than a normal recovery operation. When large noise is input to a microphone instantaneously, the quality of small level in the large noise can be improved by this fast recovery operation. The speed of first recovery operation is set by RFST1-0 bits (Table 27). The first recovery reference volume attenuation level is set by FRATT bit (Table 28). Recovery Wait Time WTM1 bit WTM0 bit 128/fs (default) 0 0 256/fs 0 1 512/fs 1 0 1024/fs 1 1 Table 24. ALC Recovery Operation Waiting Period GAIN Switching Timing 0 0.00424 1/fs 1 0.00212 1/fs 0 0.00106 1/fs 1 0.00106 2/fs 0 0.00106 4/fs 1 0.00106 8/fs 0 0.00106 16/fs 1 0.00106 32/fs Table 25. ALC Recovery Gain Step RGAIN2 bit RGAIN1 bit RGAIN0 bit 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 GAIN Step[dB] MS1463-E-00 (default) 2012/12 - 40 - [AK4695] REF7-0 bits GAIN [dB] Step F0H +54.0 EFH +53.625 EEH +53.25 : : B0H +30.0 (default) : : 0.375 dB 61H +0.375 60H 0.0 5FH –0.375 : : 02H –35.25 01H –35.625 00H MUTE Table 26. Reference Level at ALC Recovery Operation First Recovery Gain Step [dB] 0.0032 0.0042 0.0064 0.0127 Table 27. ALC First Recovery Gain Step RFST1-0 bits 00 01 10 11 (default) ATT Amount ATT Switch Timing (dB) -0.00106 4/fs (default) 0 1 -0.00106 16/fs Table 28. ALC First Recovery Reference Volume ATT Step FRATT bit MS1463-E-00 2012/12 - 41 - [AK4695] 3. Example of ALC Setting Table 29 and Table 30 show the examples of the ALC setting for recording and playback path. fs=8kHz Operation −4.1dBFS 32ms +30dB fs=48kHz Operation −4.1dBFS 21.3ms +30dB Register Name Comment LMTH1-0 WTM1-0 REF7-0 IV07-0, IV17-0, IV27-0, IV37-0 RGAIN2-0 Limiter detection Level Recovery waiting period Maximum gain at recovery operation Data 01 01 B0H Gain of IVOL B0H +30dB B0H +30dB Recovery GAIN 001 0.00212dB 011 RFST1-0 ALCEQN ALCx Fast Recovery GAIN 11 0.0127dB ALC EQ disable 0 Enable ALC enable 1 Enable Table 29. Example of the ALC Setting (Recording) 00 0 1 0.00106dB (2/fs) 0.0032dB Enable Enable Register Name Comment LMTH1-0 WTM1-0 REF7-0 IV07-0, IV17-0 RGAIN2-0 Limiter detection Level Recovery waiting period Maximum gain at recovery operation Data 01 01 70H Gain of IVOL 60H 0dB 60H 0dB Recovery GAIN 001 0.00212dB 011 Fast Recovery GAIN 11 0.0127dB ALC EQ disable 0 Enable ALC enable 1 Enable Table 30. Example of the ALC Setting (Playback) 00 0 1 0.00106dB (2/fs) 0.0032dB Enable Enable RFST1-0 ALCEQN ALCx MS1463-E-00 fs=8kHz Operation −4.1dBFS 32ms +6dB Data 01 11 B0H Data 01 11 70H fs=48kHz Operation −4.1dBFS 21.3ms +6dB 2012/12 - 42 - [AK4695] 4. Example of registers set-up sequence of ALC Operation The following registers must not be changed during ALC operation. These bits must be changed after ALC operation is finished by ALC3-0 bits = “0”. The reference level can be changed during ALC operation. If the reference level is reduced the volume level is changed by soft transition in 0.02548dB/fs step. The volume is also changed by soft transition to the IVOL setting value (IVx7-0 bits) until manual mode starts after ALCx bit is set to “0”. Do not change the REF value during soft transition when REF7-0 bits are set to 00H (MUTE). When changing ALC operation channels, finish all ALC operations at first (ALC3-0 bits = “0”) and write ALCx bit = “1”. In this case, ALCx bit writing must be made with an interval of 2/fs. It is recommended that ALC operation is enabled after transition time since the volume changes to the IVOL setting value by soft transition when ALC operation is finished. The reference volume and IVOL should be set to a value more than 0dB or mute when ATTLMT bit = “1”. Do not set ATTLMT bit to “1” during the soft transition of when changing the REF value from 0dB or more to MUTE and vice versa. LMTH1-0, WTM1-0, RFST1-0, ATTLMT and ALCEQN bits Example: Recovery Wait Time = 21.3ms@48kHz Recovery Quantity = 0.00106dB (2/fs) Fast Recovery Quantity = 0.0032 dB Maximum Gain = +30.0dB Limiter Detection Level = −4.1dBFS Manual Mode WR (REF7-0) ALCx bit = “1” * The value of IVx should be (1) Addr=09H, Data=B0H the same or smaller than REF’s WR (IVx7-0) (2) Addr=0AH-0DH, Data=B0H WR (LMTH1-0, WTM 1-0, RGAIN2-0 RFST1-0, ATTLMT, ALCEQN) (3) Addr=14H, Data=3DH Addr=15H, Data=00H (4) Addr=17H, Data=F0H WR (ALCx = “1”) ALC Operation Figure 31. Registers Set-up Sequence in ALC Operation (recording path) MS1463-E-00 2012/12 - 43 - [AK4695] ■ Input Digital Volume (Manual Mode) The input digital volume becomes manual mode by setting ALC bit = “0”. This mode is suitable in the cases shown below. 1. 2. 3. After exiting reset state, when setting up the registers for ALC operation (such as LMTH bit and etc.) When changing registers for ALC operation (Limiter period, Recovery period and etc.) due to sampling frequency change. When IVOL is used as a manual volume control. IV07-0, IV17-0, IV27-0 and IV37-0 bits set the gain of the digital input volume (Table 31). Ch0, Ch1, Ch2 and Ch3 volumes are set individually by IV07-0, IV17-0, IV27-0 and IV37-0 bits, respectively. The volume change between set values are executed by soft transition in 0.09375dB/fs. Therefore no switching noise occurs during the transition. It takes 960/fs (20ms@fs=48kHz) from F0H(+54dB) to 00H(MUTE). IV07-0 bits IV17-0 bits GAIN [dB] Step IV27-0 bits IV37-0 bits F0H +54.0 EFH +53.625 EEH +53.25 : : B0H +30.0 : : 0.375 dB 61H +0.375 60H 0.0 5FH –0.375 : : 02H –35.25 01H –35.625 00H MUTE Table 31. Input Digital Volume Setting (default) If IV07-0, IV17-0, IV27-0 or IV37-0 bits are written during PMDSP bit or PMPFIL3-0 bits = “0”, IVOL operation starts with the written values after PMPFIL3/2/1/0 bit is changed to “1” while PMDSP bit = “1”. MS1463-E-00 2012/12 - 44 - [AK4695] ■ Soft Mute Soft mute operation is performed in the digital domain. When the SMUTE bit is set “1”, the output signal is attenuated to -∞ (“0”) after attenuated to -59.5dB, during the cycle set by SMTM bit. When the SMUTE bit is returned to “0”, the mute status (-∞dB) is cancelled and the output attenuation level gradually changes to 0dB from -59dB during the cycle set by SMTM bit. If the soft mute is cancelled within the cycle set by SMTM bit after starting the operation, the attenuation is discontinued and the attenuation level returns to 0dB. The mute status (-∞dB) is held by setting PMDSP bit = “1” and PMPFILx bit = “1” after setting SMUTE bit = “1” while PMDSP bit = “0” and PMPFIL3-0 bits = “0”, unless changing SMUTE bit to “0”. In case of changing the SMUTE bit setting within 2/fs after setting PMPFIL bit to “1” while PMDSP bit = “1”, the programmable filter block is powered up in mute status if SMUTE bit = “1”, and it is powered up in IVOL setting value if SMUTE bit = “0”. PMPFILx bit should not be changed during soft mute transition. ATT Level Transition Time from 0dB to −∞ Setting fs=8kHz fs=48kHz 240/fs 30ms 5ms 480/fs 60ms 10ms Table 32. Output Digital Volume Transition Time Setting SMTM bit 0 1 (default) SMUTE bit 0dB SMTM bit (1) SMTM bit (1) Attenuation Level (2) -59.5dB -∞ Figure 32. Soft Mute Function (1) The input signal is attenuated by −∞ (“0”) during the cycle set by SMTM bit. (2) If soft mute is cancelled within the cycle set by SMTM bit after starting the operation, the attenuation is discounted and the attenuation level returns to 0dB within the same cycle. MS1463-E-00 2012/12 - 45 - [AK4695] ■ Signal Path Setting of Digital Block The input signal to the programmable filter is selected by PFSEL bit. PFSEL bit Programmable Filter Input 0 ADC Output (default) 1 SDTI Input Table 33. Programmable Filter Input Signal Select The output signal of SDTO1/SDTO2 is selected by PFSDO bit. PFSDO bit 0 1 SDTO1/2 Output ADC Output Programmable Filter Output Table 34. SDTO1/2 Output Signal Select (default) The input signal to DACA, DACB and DRC are selected by DASEL1-0 bits. DASEL1 bit DASEL0 bit DACA/B, DRC Input Signal 0 0 SDTI (default) 0 1 SDTO1 1 0 SDTO2 1 1 N/A Table 35. DACA/B, DRC Input Signal Select (N/A: Not available) The input signal to DACA is selected by DRCENA bit. DRCENA bit 0 1 DACA Input Signal Selected by Table 35 DRC Output Table 36. DACA Input Signal Select (default) The input signal to DACB is selected by DRCENB bit. DRCENB bit 0 1 DACB Input Signal Selected by Table 35 DRC Output Table 37. DACB Input Signal Select (default) The input channel to DACB is selected by DACBS1-0 bits. DACBS1 bit 0 0 1 1 DACBS0 bit 0 1 0 1 DACB Lch Input Signal DACB Rch Input Signal Lch Selected by Table 37 Rch Selected by Table 37 Lch Selected by Table 37 “0” data “0” data Rch Selected by Table 37 Rch Selected by Table 37 Lch Selected by Table 37 Table 38. DACB Input Channel Select MS1463-E-00 (default) 2012/12 - 46 - [AK4695] ■ Dynamic Range Control DRC Block PMDRC LPF DLLPF1-0 DLLA13-0 DLLB13-0 Mono/ Stereo LPF DRCM1-0 Noise Suppression HPF NSLPF NSLA13-0 NSLB13-0 NSHPF NSHA13-0 NSHB13-0 HPF DMHPF1-0 DMHA13-0 DMHB13-0 NSCE NSTHL4-0 NSTHH4-0 NSREF3-0 NSATT2-0 NSGAIN2-0 NSIAFS1-0 NSOAFS1-0 LPF DMLPF1-0 DMLA13-0 DMLB13-0 HPF DHHPF1-0 DHHA13-0 DHHB13-0 VOLL DVLCL VL1X/Y5-0 VL2X/Y5-0 VL3X/Y4-0 L1G6-0 L2G6-0 L3G6-0 L4G6-0 VOLM DVLCM VOL VM1X/Y5-0 VM2X/Y5-0 VM3X/Y4-0 M1G6-0 M2G6-0 M3G6-0 M4G6-0 VOLH VH1X/Y5-0 VH2X/Y5-0 VH3X/Y4-0 H1G6-0 H2G6-0 H3G6-0 H4G6-0 DRC Limiter DRCC1-0 DLMAT1-0 DRGAIN1-0 DVLCH DVLA SMUTEA DACA DVLB SMUTEB DACB DAF1-0 DVLMAT2-0 DVRGAIN2-0 Figure 33. DRC Functions and Signal Path DRCM1-0 bits select stereo or mono of DRC input data. In case of mono mode, the same data is input to both L and R channels. DRCM1 bit DRCM0 bit Lch Rch 0 0 L R (default) 0 1 L L 1 0 R R 1 1 N/A Table 39. DRC Stereo/Mono Select (N/A: Not Available) 1. Noise Suppression Block (1) Low Pass Filter (LPF) This is composed with 1st order LPF. NSLA13-0 bits and NSLB13-0 bits set the coefficient of LPF. NSLPF bit controls ON/OFF of the LPF. When the LPF is OFF, the audio data passes this block by 0dB gain. The coefficient must be set when NSLPF bit = “0” or PMDRC bit = “0”. The LPF starts operation 4/fs (max) after when NSLPF bit = “1” or PMDRC bit = “1” are set. fs: Sampling Frequency fc: Cut-off frequency Register setting LPF: NSLA[13:0] bits =A, NSLB[13:0] bits =B (MSB=NSLA13, NSLB13; LSB=NSLA0, NSLB0) 1 − 1 / tan (πfc/fs) 1 A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function 1 + z −1 H(z) = A 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.05 (fc min = 2400Hz at 48kHz) MS1463-E-00 2012/12 - 47 - [AK4695] (2) High Pass Filter (HPF) This is composed 1st order HPF. The coefficient of HPF is set by NSHA13-0 bits and NSHB13-0 bits. NSHPF bit controls ON/OFF of the HPF. When the HPF is OFF, the audio data passes this block by 0dB gain. The coefficient must be set when NSHPF bit = “0” or PMDRC bit = “0”. The HPF starts operation 4/fs (max) after when NSHPF bit = “1” or PMDRC bit = “1” is set. fs: Sampling frequency fc: Cut-off frequency Register setting HPF: NSHA[13:0] bits =A, NSHB[13:0] bits =B (MSB=NSHA13, NSHB13; LSB=NSHA0, NSHB0) 1 − 1 / tan (πfc/fs) 1 / tan (πfc/fs) A= , B= 1 + 1 / tan (πfc/fs) 1 + 1 / tan (πfc/fs) Transfer function 1 − z −1 H(z) = A 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.0001 (fc min = 4.8Hz at 48kHz) (3) Noise Suppression The Noise Suppression is enabled when NSCE bit (Noise suppression enable bit) = “1” during DRC operation (PMDRC bit = “1”). This function attenuates output signal level automatically when minute amount of the signal is input. NSCE bit: Noise Suppression Enable 0: Disable (default) 1: Enable (3-1) Noise Level Suppressing Operation The output signal is suppressed when the input moving average level set by NSIAF1-0 bits (Table 40) is lower than “Noise Suppression Threshold Low Level” set by NSTHL4-0 bits (Table 41) during the normal operation. This operation attenuates the volume automatically to the reference level set by NSREF3-0 bits (Table 42) with the soft transition of the attenuation speed set by NSATT2-0 bits (Table 43). Moving Average Parameter fs=8kHz fs=16kHz fs=48kHz 00 256/fs 32ms 16ms 5.3ms 01 512/fs 64ms 32ms 10.7ms 10 1024/fs 128ms 64ms 21.3ms (default) 11 2048/fs 256ms 128ms 42.7ms Table 40. Input Signal moving Average Parameter Setting (Normal Operation ) NSIAF1-0 bits MS1463-E-00 2012/12 - 48 - [AK4695] NSTHL4-0 bits 00H 01H 02H : 10H : 1EH 1FH Noise Suppression Step Threshold Low Level [dB] −36.0 −37.5 −39.0 : 1.5dB −60.0 : −81.0 −82.5 Table 41.Noise Suppression Threshold Low Level (default) NSREF3-0 bits GAIN [dB] Step 0H (default) −9 1H −12 2H −15 : : AH −39 3dB BH −42 CH −45 DH −48 EH −51 FH −54 Table 42. Reference Value Setting when Noise Suppression is ON NSATT2 bit 0 0 0 0 1 1 1 1 NSATT1 NSATT0 ATT Speed bit bit 8kHz 16kHz 48 kHz 0 0 1.1dB/s 2.1dB/s 6.4dB/s 0 1 2.1dB/s 4.2dB/s 12.7dB/s 1 0 4.2dB/s 8.5dB/s 25.4dB/s 1 1 8.5dB/s 17.0dB/s 50.9dB/s 0 0 17.0dB/s 33.9dB/s 101.8dB/s 0 1 67.9dB/s 203.6dB/s 33.9dB/s 1 0 N/A 1 1 Table 43. Noise Suppression ATT Speed Setting (N/A: Not available) MS1463-E-00 (default) 2012/12 - 49 - [AK4695] (3-2) Noise Suppression → Normal Operation During noise suppressing operation, if the input moving average level set by NSOAF1-0 bits (Table 44) exceeds Noise Suppression Threshold High Level set by NSTHH4-0 bits (Table 45), the operation switches to normal operation from noise suppressing operation. This recovery operation sets the volume automatically to 0dB with the soft transition of the recovery speed set by NSGAIN2-0 bits (Table 46). Moving Average Parameter fs=8kHz fs=16kHz fs=48kHz 00 4/fs 0.5ms 0.3ms 0.1ms 01 8/fs 1.0ms 0.5ms 0.2ms 10 16/fs 2.0ms 1.0ms 0.3ms (default) 11 32/fs 4.0ms 2.0ms 0.7ms Table 44. Moving Average Parameter Setting at Noise Suppression On NSOAF1-0 bits Noise Suppression Step Threshold High Level [dB] −36.0 −37.5 −39.0 : 1.5dB −60.0 : −81.0 −82.5 Table 45.Noise Suppression Threshold High Level NSTHH4-0 bits 00H 01H 02H : 10H : 1EH 1FH (default) NSGAIN2 NSGAIN1 NSGAIN0 Recovery Speed bit bit bit 8kHz 16kHz 48kHz 0 0 0 0.3dB/ms 0.5dB/ms 1.6dB/ms 0 0 1 0.5dB/ms 1.1dB/ms 3.3dB/ms (default) 0 1 0 1.1dB/ms 2.2dB/ms 6.6dB/ms 0 1 1 2.2dB/ms 4.4dB/ms 13.2dB/ms 1 0 0 4.5dB/ms 9.0dB/ms 26.9dB/ms 1 0 1 N/A 1 1 0 1 1 1 Table 46. Recovery Speed Setting from Noise Suppression to Normal Operation (N/A: Not available) MS1463-E-00 2012/12 - 50 - [AK4695] 2. Dynamic Volume Control Block The AK4695 has the dynamic volume control (DVLC) circuits before DRC. DVLC divides frequency range into three band (Low, Middle and High) and controls independently. To set characteristics of the DVLC circuit around flat, it is recommended that the cutoff frequencies of the LPF for Low Frequency Rage is set to the same value of cutoff frequency of HPF for Middle Frequency Range, and the cutoff frequency of LPF for Middle Frequency Range is set to the same value of cutoff frequency of HPF for High Frequency Range when using first order LPF and HFP. When using second order filters, the cutoff frequency of the LPF for Low Frequency Range should be set to the value which is four times than the HPF for Middle Frequency Range, and the cutoff frequency of the LPF for Middle Frequency Range should be set to the value which is four times than the HPF for High Frequency Range. (1) Low Frequency Range LPF VOLL DVLCL VL1X/Y5-0 VL2X/Y5-0 VL3X/Y4-0 L1G6-0 L2G6-0 L3G6-0 L4G6-0 DLLPF1-0 “0” data (DLLPF1-0 bits = “00”) DLLA13-0 DLLB13-0 Figure 34. DVLC Functions and Signal Path for Low Frequency Range (1-1) Low Pass Filter (LPF) This is composed with 1st or 2nd order LPF. DLLA13-0 bits and DLLB13-0 bits set the coefficient of LPF. DLLPF1-0 bits controls ON/OFF of the LPF. When the LPF is OFF, the audio data does not pass this block. The coefficient must be set when DLLPF1-0 bits = “00” or PMDRC bit = “0”. The LPF starts operation 4/fs(max) after when DLLPF1-0 bits = “01” or “10” and PMDRC bit = “1” are set. DLLPF1 bit DLLPF0 bit Mode 0 0 OFF (“0” data) (default) 0 1 1st order LPF 1 0 2nd order LPF 1 1 N/A Table 47. DLLPF Mode Setting (N/A: Not Available) fs: Sampling frequency fc: Cut-off frequency Register setting LPF: DLLA[13:0] bits =A, DLLB[13:0] bits =B (MSB=DLLA13, DLLB13; LSB=DLLA0, DLLB0) 1 − 1 / tan (πfc/fs) 1 A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function (1st order) 1 + z −1 H(z) = A −1 1 + Bz MS1463-E-00 2012/12 - 51 - [AK4695] Transfer function (2nd order) 1 + z −1 1 + z −1 x A H(z) = A 1 + Bz −1 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.002 (fc min = 96Hz at 48kHz) (1-2) Dynamic Volume Control Curve The inflection points of the DVLC curve is set by three coordinate values (VL1X5-0, VL1Y5-0, VL2X5-0, VL2Y5-0, VL3X4-0 and VL3Y4-0 bits). The setting of three inflection points are calculated the values of (X1L, Y1L), (X2L, Y2L), (X3L, Y3L) in dB. The inflection points should be set in such a way that VL1X ≤ VL2X ≤ VL3X, VL1Y ≤ VL2Y ≤ VL3Y. And the each slope is set by L1G6-0, L2G6-0, L3G6-0 and L4G6-0 bits. X4L is fixed full-scale, Y4L is calculated by the L4G value. The initial value of the DVLC gain is set by the L1G. Full scale (X3L, Y3L) DVLC Output Level (X2L, Y2L) (X1L, Y1L) (X4L, Y4L) L4G L3G L2G L1G (0, 0) DVLC Input Level Full scale Figure 35. DVLC Curve for Low Frequency Range VL1X/Y5-0 bits Dynamic Volume Control Point Step VL2X/Y5-0 bits [dB] 00H 0 (default) 01H −1.5 02H −3.0 1.5dB : : 2EH −69.0 2FH −70.5 30H N/A N/A : : 3FH N/A Table 48. DVLC Point Setting for X/Y1, X/Y2 (N/A: Not available) VL3X/Y4-0 bits Dynamic Volume Control Point [dB] MS1463-E-00 Step 2012/12 - 52 - [AK4695] 00H 01H 02H : 1EH 1FH Slope Setting Y1L L1G = X1L L3G = 0 −1.5 −3.0 1.5dB : −45.0 −46.5 Table 49. DVLC Point Setting for X/Y3 x 16, L2G = (Y3L – Y2L ) (X3L – X2L) (Y2L – Y1L ) (X2L – X1L) x 16, L4G = (default) x 16, (Y4L – Y3L ) x 16, (X4L – X3L) The results calculated by the equations above should be rounded off to integer. These integers are slope data. X1/2/3L and Y1/2/3L values must be set to keep the Slope Data 127 or less (Gain ≤ 18dB). L1G6-0 bits, L2G6-0 bits, L3G6-0 bits, L4G6-0 bits Slope Data Gain [dB] (20 log (Slope Data / 16)) 00H 0 -∞ (default) 01H 1 -24.08 02H 2 -18.06 : : : 10H 16 0 : : : 7EH 126 17.93 7FH 127 17.99 Table 50. DVLC Slope Setting for Low Frequency Range MS1463-E-00 2012/12 - 53 - [AK4695] (2) Middle Frequency Range Bypass (DMHPF1-0 = DMLPF1-0 bits = “00”) HPF LPF DMHPF1-0 DMHA13-0 DMHB13-0 DMLPF1-0 DMLA13-0 DMLB13-0 VOLM DVLCM VM1X/Y5-0 VM2X/Y5-0 VM3X/Y4-0 M1G6-0 M2G6-0 M3G6-0 M4G6-0 Figure 36. DVLC Functions and Signal Path for Middle Frequency Range (2-1) High Pass Filter (HPF) This is composed with 1st or 2nd order HPF. The coefficient of HPF is set by DMHA13-0 bits and DMHB13-0 bits. HPF bit controls ON/OFF of the HPF. When the HPF is OFF, the audio data passes this block by 0dB gain. The coefficient must be set when DMHPF1-0 bits = “00” or PMDRC bit = “0”. The HPF starts operation 4/fs(max) after when DMHPF1-0 bits = “01” or “10” and PMDRC bit = “1” are set. DMHPF1 bit DMHPF0 bit Mode 0 0 Bypass (default) 0 1 1st order HPF 1 0 2nd order HPF 1 1 N/A Table 51. DMHPF Mode Setting (N/A: Not Available) fs: Sampling frequency fc: Cut-off frequency Register setting HPF: DMHA[13:0] bits =A, DMHB[13:0] bits =B (MSB=DMHA13, DMHB13; LSB=DMHA0, DMHB0) 1 − 1 / tan (πfc/fs) 1 / tan (πfc/fs) A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function (1st order) 1 − z −1 H(z) = A −1 1 + Bz Transfer function (2nd order) 1 − z −1 1 − z −1 x A H(z) = A 1 + Bz −1 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.0001 (fc min = 4.8Hz at 48kHz) MS1463-E-00 2012/12 - 54 - [AK4695] (2-2) Low Pass Filter (LPF) This is composed with 1st or 2nd order LPF. DMLA13-0 bits and DMLB13-0 bits set the coefficient of LPF. DMLPF1-0 bits controls ON/OFF of the LPF. When the LPF is OFF, the audio data passes this block by 0dB gain. The coefficient must be set when DMLPF1-0 bits = “00” or PMDRC bit = “0”. The LPF starts operation 4/fs(max) after when DMLPF1-0 bits = “01” or “10” and PMDRC bit = “1” are set. DMLPF1 bit DMLPF0 bit Mode 0 0 Bypass (default) 0 1 1st order LPF 1 0 2nd order LPF 1 1 N/A Table 52. DMLPF Mode Setting (N/A: Not Available) fs: Sampling frequency fc: Cut-off frequency Register setting LPF: DMLA[13:0] bits =A, DMLB[13:0] bits =B (MSB=DMLA13, DMLB13; LSB=DMLA0, DMLB0) 1 − 1 / tan (πfc/fs) 1 A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function (1st order) 1 + z −1 H(z) = A −1 1 + Bz Transfer function (2nd order) 1 + z −1 1 + z −1 x A H(z) = A −1 1 + Bz 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.05 (fc min = 2400Hz at 48kHz) MS1463-E-00 2012/12 - 55 - [AK4695] (2-3) Dynamic Volume Control Curve The inflection points of the DVLC curve is set by three coordinate values (VM1X5-0, VM1Y5-0, VM2X5-0, VM2Y5-0, VM3X4-0 and VM3Y4-0 bits). The setting of three inflection points are calculated the values of (X1M, Y1M), (X2M, Y2M), (X3M, Y3M) in dB. The inflection points should be set in such a way that VM1X ≤ VM2X ≤ VM3X, VM1Y ≤ VM2Y ≤ VM3Y. And the each slope is set by M1G6-0, M2G6-0, M3G6-0 and M4G6-0 bits. X4M is fixed full-scale, Y4M is calculated by the M4G value. The initial value of the DVLC gain is set by the M1G. When the HPF and LPF is bypass (DMHPF1-0 = DMLPF1-0 bits = “00”), the audio data passes this block by 0dB gain. Full scale (X3M, Y3M) DVLC Output Level (X2M, Y2M) (X1M, Y1M) (X4M, Y4M) M4G M3G M2G M1G (0, 0) DVLC Input Level Full scale Figure 37. DVLC Curve for Middle Frequency Range VM1X/Y5-0 bits Dynamic Volume Control Point Step VM2X/Y5-0 bits [dB] 00H 0 (default) 01H −1.5 02H −3.0 1.5dB : : 2EH −69.0 2FH −70.5 30H N/A N/A : : 3FH N/A Table 53. DVLC Point Setting for X/Y1, X/Y2 (N/A: Not available) VM3X/Y4-0 bits 00H 01H 02H : 1EH 1FH Dynamic Volume Control Point Step [dB] 0 −1.5 −3.0 1.5dB : −45.0 −46.5 Table 54. DVLC Point Setting for X/Y3 MS1463-E-00 (default) 2012/12 - 56 - [AK4695] Slope Setting Y1M M1G = X1M M3G = x 16, M2G = (Y3M – Y2M) (X3M – X2M) (Y2M – Y1M) (X2M – X1M) x 16, M4G = x 16, (Y4M – Y3M) x 16, (X4M – X3M) The results calculated by the equations above should be rounded off to integer. These integers are slope data. X1/2/3M and Y1/2/3M values must be set to keep the Slope Data 127 or less (Gain ≤ 18dB). M1G6-0 bits, M2G6-0 bits, M3G6-0 bits, M4G6-0 bits Slope Data Gain [dB] (20 log (Slope Data / 16)) 00H 0 -∞ (default) 01H 1 -24.08 02H 2 -18.06 : : : 10H 16 0 : : : 7EH 126 17.93 7FH 127 17.99 Table 55. DVLC Slope Setting for Middle Frequency Range MS1463-E-00 2012/12 - 57 - [AK4695] (3) High Frequency Range HPF VOLH DHHPF1-0 “0” data (DHHPF1-0 bits = “00”) DHHA13-0 DHHB13-0 DVLCH VH1X/Y5-0 VH2X/Y5-0 VH3X/Y4-0 H1G6-0 H2G6-0 H3G6-0 H4G6-0 Figure 38. DVLC Functions and Signal Path for High Frequency Range (3-1) High Pass Filter (HPF) This is composed with 1st or 2nd order HPF. The coefficient of HPF is set by DHHA13-0 bits and DHHB13-0 bits. DHHPF1-0 bits control ON/OFF of the HPF. When the HPF is OFF, the audio data does not pass this block. The coefficient must be set when DHHPF1-0 bits = “00” or PMDRC bit = “0”. The HPF starts operation 4/fs(max) after when DHHPF1-0 bits = “01” or “10” and PMDRC bit = “1” are set. DHHPF1 bit DHHPF0 bit Mode 0 0 OFF (“0” data) (default) 0 1 1st order HPF 1 0 2nd order HPF 1 1 N/A Table 56. DHHPF Mode Setting (N/A: Not Available) fs: Sampling frequency fc: Cut-off frequency Register setting HPF: DHHA[13:0] bits =A, DHHB[13:0] bits =B (MSB=DHHA13, DMHB13; LSB=DHHA0, DHHB0) 1 − 1 / tan (πfc/fs) 1 / tan (πfc/fs) A= , 1 + 1 / tan (πfc/fs) B= 1 + 1 / tan (πfc/fs) Transfer function (1st order) 1 − z −1 H(z) = A −1 1 + Bz Transfer function (2nd order) 1 − z −1 1 − z −1 x A H(z) = A 1 + Bz −1 1 + Bz −1 The cut-off frequency should be set as below. fc/fs ≥ 0.0001 (fc min = 4.8Hz at 48kHz) MS1463-E-00 2012/12 - 58 - [AK4695] (3-2) Dynamic Volume Control Curve The inflection points of the DVLC curve is set by three coordinate values (VH1X5-0, VH1Y5-0, VH2X5-0, VH2Y5-0, VH3X4-0 and VH3Y4-0 bits). The setting of three inflection points are calculated the values of (X1H, Y1H), (X2H, Y2HH), (X3H, Y3H) in dB. The inflection points should be set in such a way that VH1X ≤ VH2X ≤ VH3X, VH1Y ≤ VH2Y ≤ VH3Y. And the each slope is set by H1G6-0, H2G6-0, H3G6-0 and H4G6-0 bits. X4H is fixed full-scale, Y4H is calculated by the H4G value. The initial value of the DVLC gain is set by the H1G. Full scale (X3H, Y3H) DVLC Output Level (X2H, Y2H) (X1H, Y1H) (X4H, Y4H) H4G H3G H2G H1G (0, 0) DVLC Input Level Full scale Figure 39. DVLC Curve for High Frequency Range VH1X/Y5-0 bits Dynamic Volume Control Point Step VH2X/Y5-0 bits [dB] 00H 0 (default) 01H −1.5 02H −3.0 1.5dB : : 2EH −69.0 2FH −70.5 30H N/A N/A : : 3FH N/A Table 57. DVLC Point Setting for X/Y1, X/Y2 (N/A: Not available) VH3X/Y4-0 bits 00H 01H 02H : 1EH 1FH Dynamic Volume Control Point Step [dB] 0 −1.5 −3.0 1.5dB : −45.0 −46.5 Table 58. DVLC Point Setting for X/Y3 MS1463-E-00 (default) 2012/12 - 59 - [AK4695] Slope Setting Y1H H1G = X1H H3G = x 16, H2G = (Y3 H – Y2H ) (X3H – X2H) (Y2 H – Y1H ) (X2H – X1H) x 16, H4G = x 16, (Y4 H – Y3H ) x 16 (X4H – X3H) The results calculated by the equations above should be rounded off to integer. These integers are slope data. X1/2/3H and Y1/2/3H values must be set to keep the Slope Data 127 or less (Gain ≤ 18dB). H1G6-0 bits, H2G6-0 bits, H3G6-0 bits, H4G6-0 bits Slope Data Gain [dB] (20 log (Slope Data / 16)) 00H 0 -∞ (default) 01H 1 -24.08 02H 2 -18.06 : : : 10H 16 0 : : : 7EH 126 17.93 7FH 127 17.99 Table 59. DVLC Slope Setting for High Frequency Range MS1463-E-00 2012/12 - 60 - [AK4695] (4) Dynamic Volume Control The DVLC automatically controls the volume at the attenuation speed set by DVLMAT2-0 bits (Table 61) or the recovery speed set by DVRGAIN2-0 bits (Table 62) in such a way that the input moving average level set by DAF1-0 bits (Table 60) is reached the output level of the DVLC curve set by each frequency range. DAF1-0 bits 00 01 10 11 Moving Average Parameter fs=8kHz fs=16kHz fs=48kHz 256/fs 32ms 16ms 5.3ms 512/fs 64ms 32ms 10.7ms 1024/fs 128ms 64ms 21.3ms 2048/fs 256ms 128ms 42.7ms (default) Table 60. DVLC Moving Average Parameter Setting DVLMAT2 bit 0 0 0 0 1 1 1 1 DVLMAT1 DVLMAT0 ATT Speed bit bit 8kHz 16kHz 48kHz 0 0 1.1dB/s 2.1dB/s 6.4dB/s 0 1 2.1dB/s 4.2dB/s 12.7dB/s 1 0 4.2dB/s 8.5dB/s 25.4dB/s 1 1 8.5dB/s 17.0dB/s 50.9dB/s 0 0 17.0dB/s 33.9dB/s 101.8dB/s 0 1 33.9dB/s 67.9dB/s 203.6dB/s 1 0 67.9dB/s 135.8dB/s 407.4dB/s 1 1 N/A Table 61. DVLC ATT Speed Setting (N/A: Not Available) DVRGAIN2 bit DVRGAIN1 bit 0 0 0 0 1 1 1 1 (default) Recovery Speed DVRGAIN0 bit 8kHz 16kHz 48kHz 0 0 0.07dB/s 0.13dB/s 0.40dB/s 0 1 0.13dB/s 0.27dB/s 0.80dB/s 1 0 0.27dB/s 0.53dB/s 1.60dB/s 1 1 0.53dB/s 1.06dB/s 3.18dB/s 0 0 2.12dB/s 1.06dB/s 6.36dB/s 4.24dB/s 0 1 2.12dB/s 12.7dB/s 4.24dB/s 8.48dB/s 25.4dB/s 1 0 N/A 1 1 Table 62. DVLC Recovery Speed Setting (N/A: Not Available) MS1463-E-00 (default) 2012/12 - 61 - [AK4695] 3. Dynamic Range Control Block The AK4695 has the dynamic range control (DRC) circuits. The compression level is selected in three levels and set by DRCC1-0 bits (Table 63). When the DRC is OFF (DRCC1-0 bits = “00”), the audio data passes this block by 0dB gain. However limiter and recovery operation is always ON. The compression level must be set when PMDRC bit = “0”. DRC Output Level (dB) 0dB DRC Off Low Mid High -6dB -6dB DRC Input Level (dB) 0dB +1.9dB +3.5dB +1.0dB Figure 40. DRC Gain Curve DRCC1 bit 0 0 1 1 1. DRCC0 bit Compression Level 0 OFF 1 Low 0 Middle 1 High Table 63. DRC Compression Level Select (default) DRC Limiter Operation During the DRC limiter operation, when the output level of DRC exceeds full-scale, the DRC volume are attenuated automatically with the soft transition in the attenuation speed set by DLMAT2-0 bits (Table 64). DLMAT2 bit 0 0 0 0 1 1 1 1 ATT Speed DLMAT1 DLMAT0 bit bit 8kHz 16kHz 48kHz 0 0 0.1dB/ms 0.3dB/ms 0.8dB/ms 0 1 0.3dB/ms 0.5dB/ms 1.6dB/ms 1 0 0.5dB/ms 1.1dB/ms 3.3dB/ms 1 1 1.1dB/ms 2.2dB/ms 6.6dB/ms 0 0 2.2dB/ms 4.4dB/ms 13.2dB/ms 0 1 4.5dB/ms 9.0dB/ms 26.9dB/ms 1 0 N/A 1 1 Table 64. DRC ATT Speed Setting (N/A: Not Available) MS1463-E-00 (default) 2012/12 - 62 - [AK4695] 2. DRC Recovery Operation During the DRC recovery operation, when the DRC volume reaches 0dB or the output level of DRC exceeds limiter detection level, the DRC volume are set automatically by soft transition in the recovery speed set by DRGAIN1-0 bits (Table 65). DRGAIN1 bit 0 0 1 1 DRGAIN0 Recovery Speed bit 8kHz 16kHz 48kHz 0 1.1dB/s 2.1dB/s 6.4dB/s 1 2.1dB/s 4.2dB/s 12.7dB/s 0 4.2dB/s 8.5dB/s 25.4dB/s 1 8.5dB/s 17.0dB/s 50.9dB/s Table 65. DRC Recovery Speed Setting MS1463-E-00 (default) 2012/12 - 63 - [AK4695] ■ Digital Output Volume A and B The AK4695 has a digital output volume (256 levels including Mute, 0.5dB step). The volume can be set by the DVLA7-0 and DVLB7-0 bits. The volume is included in front of the DACA (DACB) block. The input data of DAC is changed from +12dB to –115dB or MUTE. Both Lch and Rch attenuation levels are controlled together by DVLA7-0 bits or DVLB7-0 bits. This volume has soft transition function. Therefore no switching noise occurs during the transition. The DVTMA (DVTMB) bit sets the transition time between set values of DVLA7-0 (DVLB7-0) bits (from 00H to FFH) as either 256/fs or 512/fs (Table 67). When DVTMA (DVTMB) bit = “1”, it takes 512/fs (10.7ms@fs=48kHz) from 00H (MUTE) to FFH (+12dB). DVLA7-0 bits Gain Step DVLB7-0 bits FFH +12.0dB FEH +11.5dB FDH +11.0dB : : 0.5dB E7H 0dB (default) : 02H −114.5dB 01H −115.0dB 00H Mute (− ∞) Table 66. Digital Output Volume A and B Setting DVTMA bit DVTMB bit Transition Time between DVLA7-0 bits = 00H and FFH Transition Time between DVLB7-0 bits = 00H and FFH Setting fs=8kHz fs=48kHz 0 256/fs 32ms 5.3ms 1 512/fs 64ms 10.7ms (default) Table 67. Transition Time Setting of Digital Output Volume A and B MS1463-E-00 2012/12 - 64 - [AK4695] ■ Soft Mute A and B Soft mute operation is performed in the digital domain. When the SMUTEA (SMUTEB) bit is set “1”, the output signal is attenuated by -∞ (“0”) during the cycle set by DVTMA (DVTMB) bit. When the SMUTEA (SMUTEB) bit is returned to “0”, the mute is cancelled and the output attenuation level gradually changes to the value set by DVLA7-0 (DVLB7-0) bits from -∞ during the cycle set by DVTMA (DVTMB) bit. If the soft mute is cancelled within the cycle set by DVTMA (DVTMB) bit after starting the operation, the attenuation is discontinued and returned to the level set by DVLA7-0 (DVLB7-0) bits. The soft mute is effective for changing the signal source without stopping the signal transaction (Figure 41) SMUTEA bit SMUTEB bit DVLA7-0 bits DVLB7-0 bits Attenuation DVTMA bit DVTMB bit DVTMA bit DVTMB bit (1) (1) (3) -∞ GD (2) GD Analog Output Figure 41. Soft Mute A/B Function (1) The input signal is attenuated by −∞ (“0”) during the cycle set by DVTMA (DVTMB) bit. (2) Analog output corresponding to digital input has group delay (GD). (3) If soft mute is cancelled within the cycle set by DVTMA (DVTMB) bit after starting the operation, the attenuation is discounted and returned to the value set by DVLA7-0 (DVLB7-0) bits within the same cycle. ■ General Output Port (GPO1 pin) The GPO1 pin of the AK4695 can be used as a general output pin. GPO11 and GPO10 bits select the output data of the GPO1 pin. The GPO1 pin outputs Hi-Z at default setting and in power-down status. GPO11 bit GPO10 bit GPO1 pin 0 0 Hi-Z (default) 0 1 “L” output 1 0 “H” output 1 1 N/A Table 68. GPO1 Register Setting (N/A: Not available) MS1463-E-00 2012/12 - 65 - [AK4695] ■ Beep Input When BEEPS bit is set to “1” during PMBP bit= “1”, the input signal from the BEEPIN pin is output to Speaker-Amp or Line-Amp B. BPGN2-0 bits set the BEEP gain (Table 69) and the total gain is determined according to SPKG1-0 bits setting (Table 76). When PMVCM bit = “1” and PMBP bit = “0”, the AK4695 is in power-save mode and the BEEPPIN pin output becomes VCOM voltage. In this case, the input impedance is 50kΩ (typ). The rise-up time to the 99% VCOM voltage is typ. 25ms@+2dB ~ 36ms@+16dB when input capacitance is 0.1μF. BPGN2 bit 0 0 0 0 1 1 1 1 BPGN1 bit BPGN0 bit BEEP Gain 0 0 2dB 0 1 4dB 1 0 6dB 1 1 8dB 0 0 10dB 0 1 12dB 1 0 14dB 1 1 16dB Table 69. BEEP Output Gain Setting (default) SPK-Amp Output (BTL) Output Level Total Gain (BEEPIN Inptu=1.34Vpp, (BEEP Gain = 2dB) AVDD=SVDD=2.8V) 00 7.6dB 3.21Vpp (default) 01 9.6dB 4.05Vpp (Note 50) 10 11.6dB 5.09Vpp (Note 50) 11 16.6dB 9.06Vpp (Note 50) Note 50. The output level is calculated on the assumption that the signal is not clipped. However, in the actual case, the SPK-Amp output is clipped when a 1.34Vpp signal is input to the BEEPIN pin. The input signal level of the BEEPIN pin should be lowered to avoid this clipping. Table 70. BEEPIN pin → SPP/SPN pins Gain SPKG1-0 bits BEEPIN pin 0.1μF PMBP bit BEEPS bit SPP/SPN pin (LOUTB/ROUTB pin) 50kΩ(typ) Beep-Amp 50kΩ(typ) VCOM Power-save Mode Figure 42. Block Diagram of BEEPIN pin MS1463-E-00 2012/12 - 66 - [AK4695] PMVCM bit PMBP bit Mode Input Resistance (BEEPIN pin) 0 0 1 Power Down Hi-Z (default) Common Voltage by 50kΩ Common Voltage Normal Operation by 50kΩ Table 71. BEEP Input Mode Setting 0 Power Save 1 1 ■ Stereo Line Output A (LOUTA, ROUTA pin) When PMLO bit is set to “1”, L and R channel signals of DAC are output in single-ended format via LOUTA and ROUTA pins. The DAC output can be OFF by setting PMDACA bit to “0”. In this case, LOUTA and ROUTA pins output common voltage. The load impedance is minimum 10kΩ. The stereo line output gain is controlled by LVOL bit. There are two power save modes for stereo line outputs so that common connectors can be used for stereo output and line input. “LVOL bit” LOUTA pin DACA ROUTA pin Figure 43. Stereo Line Output A LVOL bit Gain 0 -0.4dB (default) 1 +3.2dB Table 72. Stereo Line Output A Gain 1. LMODE bit = “1” (default) (Line output and input are independent) When PMLO bit LOPSA bits are “0”, output signals are muted and LOUT and ROUT pins output common voltage. When PMLO bit = LOPSA bit = “0”, the stereo line output enters power-down mode and the output is pulled-down to VSS by 100kΩ(typ). When LOPSA bit is “1”, stereo line output enters standby mode. Pop noise at power-up/down can be reduced by changing PMLO bit when LOPSA bit = “1”. In this case, output signal line should be pulled-down by 22kΩ after AC coupled as Figure 44. Rise/Fall time is maximum 300ms (@AVDD=2.8V) when C=1μF. When PMLO bit = “1” and LOPSA bit = “0”, stereo line output is in normal operation. LOPSA bit 0 1 PMLO bit Mode LOUTA/ROUTA pin Pull-down to VSS 0 Power down by 100kΩ 1 Normal Operation Normal Operation 0 Standby Fall down to VSS 1 Standby Rise up to common voltage Table 73. Mode Setting of Stereo Line Output A @ LMODE bit = “1” MS1463-E-00 (default) 2012/12 - 67 - [AK4695] LOUTA pin ROUTA pin 1kΩ DACA 1μF 22kΩ Figure 44. External Circuit of Stereo Line Output A (in case of using a Pop Noise Reduction Circuit) [Stereo Line Output A Control Sequence (in case of using a Pop Noise Reduction Circuit)] (2) (5) PMLO bit (1) (3) (4) (6) LOPSA bit 99% Common Voltage LOUTA, ROUTA pins Normal Output max.? 300 ms 1% Common Voltage max. 300 ms Figure 45. Stereo Line Output A Control Sequence (in case of using a Pop Noise Reduction Circuit) (1) Set LOPSA bit = “1”. Stereo line output enters standby mode. (2) Set PMLO bit = “1”. Stereo line output exits power-down mode. LOUTA and ROUTA pins rise up to common voltage. Rise time is 200ms (max 300ms) when C=1μF. (3) Set LOPSA bit = “0” after LOUTA and ROUTA pins rise up. Stereo line output exits standby mode. Stereo line output is enabled. (4) Set LOPSA bit = “1”. Stereo line output enters standby mode. (5) Set PMLO bit = “0”. Stereo line output enters power-down mode. LOUTA and ROUTA pins fall down to 1% of the common voltage. Fall time is 200ms (max 300ms) at C=1μF. (6) Set LOPSA bit = “0” after LOUTA and ROUTA pins fall down. Stereo line output exits standby mode. 2. LMODE bit = “0” (using a same connector for both Line input and output) When PMLO bit is “0”, LOUTA and ROUTA pins are in power-down mode and output Hi-Z signal. When PMLO bit is “1”, the LOUTA/ROUTA pin enters power-save mode and the output is pulled-down to common voltage via an internal resistor of 200kΩ(typ). In this case, the signal path of the stereo line output (DACA) is OFF. Pop noise can be reduced by using power save mode by LMODE bit = “1”. Line input should be made in power-save mode. PMLO bit 0 LOPSA bit x Mode Power Down LOUTA/ROUTA pin Hi-Z (default) Common Voltage 1 x Power Save by 200kΩ Table 74. Stereo Line Output Mode Setting @ LMODE bit = “0” (x: Don’t care) MS1463-E-00 2012/12 - 68 - [AK4695] AVDD AUXINL pin (AUXINR pin) Connector (Line Input) To ADC typ.100kΩ MIC-Amp VCOM AVDD LOUTA pin (ROUTA pin) typ.200kΩ VCOM 22kΩ 1kΩ Power-save Mode Figure 46. Connection Example of when using a Same Connector for Both Line Input and Output [Line Input Mode Control Sequence (in case of not using a Pop Noise Reduction Circuit)] (1) (5) PMLO bit LOPSA bit 0 (3) (4) LMODE bit LOUTA pin ROUTA pin AUXINL pin AUXINR pin VCOM Power-down Normal Operation Power-save (2) Power-down (2) Figure 47. Line Input Mode Control Sequence (in case of not using a Pop Noise Reduction Circuit) (1) Set PMLO bit = “1”. Stereo line output exits power-down mode. LOUTA and ROUTA pins rise up to common voltage. (2) Voltage Fluctuation period. (3) Set LMODE bit = “0” after LOUTA and ROUTA pins rise up. Line input is enabled. (4) Set LMODE bit = “1”. Line input mode is disabled. (5) Set PMLO bit = “0”. Stereo line output enters power-down mode. LOUTA and ROUTA pins fall down. MS1463-E-00 2012/12 - 69 - [AK4695] ■ Charge Pump Circuit The internal charge pump circuit generates negative voltage (PVEE) from SVDD voltage. The PVEE voltage is used for the headphone amplifier. The charge pump circuit starts operation when PMHPL or PMHPR bit = “1” and PMDACB bit = “1”. PMVCM bit must be set “1” to power up the charge pump circuit. The power-up time of the charge pump circuit is 8ms (max). The headphone amplifier will be powered up after the charge pump circuit is powered up (when PMHPL or PMHPR bit = “1”). The operating frequency of the charge pump circuit is dependent on the sampling frequency. ■ Headphone Amplifier (HPL/HPR pins) The positive voltage of the headphone amplifier uses the power supply to the DVDD pin, therefore 200mA of the maximum power supply capacity is needed. The internal charge pump circuit generates negative voltage (PVEE) from SVDD voltage. The headphone amplifier output is single-ended and centered around on VSS (0V). Therefore, the capacitor for AC-coupling can be removed. The minimum load resistance is 16Ω. The headphone amplifier output may be clipped when a 0dB signal is input from DACB depending on the power supply conditions. The headphone amplifier should be used in the following condition to avoid this clipping. SVDD ≥ AVDD, DVDD ≥ 0.54 x AVDD <External Circuit of Headphone-Amp> An oscillation prevention circuit (0.22μF±20% capacitor and 100Ω±20% resistor) should be put because it has the possibility that Headphone-Amp oscillates in type of headphone. HP-AMP HPL pin HPR pin Headphone DACB 0.22μ AK4695 16Ω 100Ω Figure 48. External Circuit of Headphone-Amp When PMDACB bit = “1”, HPZ bit = “0”, DACAST bit = “1” and PMHPL, PMHPR bits = “1”, headphone outputs are in normal operation. The headphone-amps are powered-down completely by setting PMHPL and PMHPR bits = “0”. At that time, the HPL and HPR pins go to VSS voltage via the internal pulled-down resistor. The pulled-down resistor is 10Ω (typ). The HPL and HPR pins become Hi-Z state by setting HPZ bit to “1” when PMHPL and PMHPR bit = “0”. The power-up time of the headphone-amps is 26ms (max.), and power-down is executed immediately. PMVCM bit x x 1 1 PMHP bit 0 0 1 1 HPZ bit Mode HPL/R pins 0 Power-down & Mute Pull-down by 10Ω (typ) 1 Power-down Hi-Z 0 Normal Operation Normal Operation 1 N/A N/A Table 75. Headphone Output Status (x: Don’t’ care, N/A: Not available) MS1463-E-00 (default) 2012/12 - 70 - [AK4695] ■ Thermal Shutdown Function When the internal device temperature rises up irregularly (E.g. Output pins of speaker amplifier are shortened.), the charge pump, headphone amplifier and speaker amplifier are automatically powered down. When the internal temperature goes down and the thermal shutdown is released, the charge pump, speaker amplifier and headphone amplifier are powered up automatically and the AK4695 returns to the setting before thermal shutdown. If the status registers are changed during thermal shutdown, the AK4695 reflects the new setting when thermal shutdown is released. The thermal shutdown function is enabled when THSDN bit = “0”, and disabled when THSDN bit = “1” (default). MS1463-E-00 2012/12 - 71 - [AK4695] ■ Speaker Output (SPP/SPN pins: LBSEL bit = “0”) The DACB output signal is input to the speaker amplifier as [(L+R)/2] when LBSEL bit = “0” and DACS bit = “1”. The speaker amplifier is mono and BTL output. The gain is set by SPKG1-0 bits and the output level depends on this setting. In the condition that AVDD > SVDD, the speaker amplifier output is clipped by a 0dBFS input from DACB. The DACB output level should be set to a lower level by setting DVLB bits to avoid this clipping. SPKG1-0 bits 00 01 10 11 SPK-Amp Gain (BTL) 5.6dB 7.6dB 9.6dB 14.6dB Table 76. SPK-Amp Gain (default) SPK-Amp Output (Note 51) (DAC Input =0dBFS, AVDD=SVDD=2.8V) 00 3.91Vpp 01 4.92Vpp 10 6.20Vpp 11 11.02Vpp Note 51. The output level is calculated by assuming that output signal is not clipped. In the actual case, the output signal may be clipped when DACB outputs a 0dBFS signal. The DACB output level should be set to a lower level by setting digital volume (DVLB bits) so that the speaker amplifier output is not clipped. Table 77. SPK-Amp Output Level SPKG1-0 bits < Speaker-Amp Control Sequence > The speaker amplifier is powered-up/down by PMSPLO bit. When PMSPLO bit is “0”, both SPP and SPN pins are in a Hi-Z state. When PMSPK bit is “1” and SPPSN bit is “0”, the speaker amplifier enters power-save mode. In this mode, the SPP pin is placed in a Hi-Z state and the SPN pin outputs SVDD/2 voltage. When the PMSPLO bit is “1”, writing “1” to LBSEL bit is ignored. The SPP and SPN pins rise up in power-save mode setting PMSPLO bit to “0” after the PDN pin is changed from “L” to “H”. In this mode, the SPP pin is placed in a Hi-Z state and the SPN pin goes to SVDD/2 voltage. Because the SPP and SPN pins rise up in power-save mode, pop noises are reduced. When the AK4695 is powered-down, a pop noise can also be reduced by first entering power-save mode. PMSPLO bit 0 1 SPPSN bit x 0 1 Mode SPP pin SPN pin Power-down Hi-Z Hi-Z Power-save Hi-Z SVDD/2 Normal Operation Normal Operation Normal Operation Table 78 Speaker-Amp Mode Setting (x: Don’t care) (default) PMSPLO bit SPPSN bit >1ms SPP pin SPN pin Hi-Z Hi-Z Hi-Z SVDD/2 SVDD/2 Hi-Z Figure 49. Power-up/Power-down Timing for Speaker-Amp MS1463-E-00 2012/12 - 72 - [AK4695] ■ Stereo Line Output B (LOUTB/ROUTB pin: LBSEL bit = “1”) When LBSEL bit = “1” and DACS1-0 bits = “01”, L and R channel signals of DACB are output in single-ended format via LOUTB and ROUTB pins. When DACS bit is “0”, output signals are muted and LOUTB and ROUTB pins output common voltage. The load impedance is 10kΩ (min.). When the PMSPLO bit = “0” and LOPSB bit = “0”, the stereo line output B enters power-down mode and outputs Hi-Z. The stereo line output B is powered up when PMSPLO bit = “1” and LOPSB bit = “0”. By setting LOPSB bit to “1” while PMSPLO bit = “1”, LOUTB and ROUTB pins enter power-save mode and output common voltage via internal resistance of 200kΩ (typ.). In this case, the signal path to the stereo line output (DACB) is OFF. When PMSLO bit is “1”, writing “0” to LBSEL bit is ignored. Depending on the power supply conditions, the stereo line output B is clipped when a 0dBFS signal is input from DACB. The following condition should be observed to avoid this clipping. SVDD ≥ AVDD DACS bit DACB Lch LOUTB pin DACB Rch ROUTB pin BEEPIN pin Beep-amp BEEPS bit Figure 50. Stereo Line Output B LOPSB bit 0 1 PMSPLO bit 0 1 0 Mode Power-down Normal Operation LOUTB/ROUTB pin Hi-Z Normal Operation N/A Common Voltage 1 Power-save by 200kΩ Table 79. Stereo Line Output B Mode Select (N/A: Not Available) MS1463-E-00 (default) 2012/12 - 73 - [AK4695] LOUTB pin ROUTB pin DACB External Input C RL Figure 51. External Circuit for Stereo Line Output B [Stereo Line Output B Control Sequence (in case of using external MUTE circuit)] (9) (1) PMSPLO bit (3) (4) (7) Power Save LOPSB bit (8) Power Save LOUTB pin ROUTB pin External Input (2) Hi-Z (5) GPO11, 10 bits (External MUTE) MUTE (6) Normal Operation MUTE Figure 52. Stereo Line Output B Control Sequence (in case of using external MUTE circuit) (1) Set PMSPLO bit = “1”. Stereo line output B exits power-down mode. LOUT and ROUT pins rise up to common voltage. (2) Time constant is defined according to external capacitor (C) and resistor (RL). (3) Set LOPSB bit = “1”. Stereo line output B enters power-save mode. In this mode, the power consumption is reduced. (4) Set LOPSB bit = “0”. Stereo line output B exits power-save mode. (5) Release external MUTE when the external input is stabled. GPO11, 10 bits = “10” (“H” output). Stereo line output is enabled. (6) Set external MUTE ON. GPO11, 10 bits = “01” (“L” output) (7) Set LOPSB bit = “1”. Stereo line output B enters power-save mode. In this mode, the power consumption is reduced. (8) Set LOPSB bit = “0”. Stereo line output B exits power-save mode. (9) Set PMSPLO bit = “0”. Stereo line output B enters power-down mode. LOUTB and ROUTB pins are in Hi-Z state. MS1463-E-00 2012/12 - 74 - [AK4695] ■ Serial Control Interface 1. Data Writing and Reading Modes on Every Address Single data is written to (read from) one address. Internal registers may be written by using 3-wire serial interface pins (CSN, CCLK and CDTIO). The data on this interface consists of Read/Write, Register address (MSB first, 7bits) and Control data or Output data (MSB first, 8bits). Address and data is clocked in on the rising edge of CCLK and data is clocked out on the falling edge. Data writings become available on the rising edge of CSN. When reading the data, the CDTIO pin changes to output mode at the falling edge of 8th CCLK and outputs data in D7-D0. However this reading function is available only when READ bit = “1”. When READ bit = “0”, the CDTIO pin stays as Hi-Z even after the falling edge of 8th CCLK. The data output finishes on the rising edge of CSN. The CDTIO pin is placed in a Hi-Z state except when outputting the data at read operation mode. Clock speed of CCLK is 5MHz (max.). The values of internal registers are initialized by the PDN pin = “L”. CSN 0 CCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 “H” or “L” CDTIO “H” or “L” “H” or “L” R/W A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 R/W: A6-A0: D7-D0: “H” or “L” READ/WRITE (“1”: WRITE, “0”: READ) Register Address Control data (Input) at Write Command Output data (Output) at Read Command Figure 53. Serial Control Interface Timing 2. Continuous Data Writing Mode Address is incremented automatically and data is written continuously. This mode does not support reading. When the written address reaches 6EH, it is automatically incremented to 00H. In this mode, registers are written by 3-wire serial interface pins (CSN, CCLK and CDTIO). The data on the 3-wire serial interface is 8 bit data, consisting of register address (MSB-first, 7bits) and control or output data (MSB-first, 8xN bits)). The receiving data is latched on a rising edge (“↑”) of CCLK. The first write data becomes effective between the rising edge (“↑”) and the falling edge (“↓”) of 16th CCLK. When the micro processor continues sending CDTI and CCLK clocks while the CSN pin = “L”, the address counter is incremented automatically and writing data becomes effective between the rising edge (“↑”) and the falling edge (“↓”) of every 8th CCLK. For the last address, writing data becomes effective between the rising edge (“↑”) of 8th CCLK and the rising edge (“↑”) of CSN. The clock speed of CCLK is 5MHz (max). The internal registers are initialized by the PDN pin = “L”. Even through the writing data does not reach the last address; a write command can be completed when the CSN pin is set to “H”. Note 52. When CSN “↑” was written before “↑” of 8th CCLK in continuous data writing mode, the previous data writing address becomes valid and the writing address is ignored. Note 53. After 8bits data in the last address became valid, put the CSN pin “H” to complete the write command. If the CDTI and CCLK inputs are continued when the CSN pin = “L”, the data in the next address, which is incremented, is over written. MS1463-E-00 2012/12 - 75 - [AK4695] CSN 0 1 2 3 4 5 6 7 8 9 14 15 0 1 CCLK C lock, ‘H’ or ‘L’ CDTI ‘H’ or ‘L’ 6 7 0 1 6 7 Clock, ‘H’ or ‘L’ R/W A6 A5 A4 A3 A2 A1 A0 D7 D6 Address: n R/W: A6-A0: D7-D0: D1 D0 D7 D6 Data (Addr: n) D1 D0 Data (Addr: n+1) D7 D6 D1 D0 ‘H’ or ‘L’ Data (Addr: n+N-1) READ/WRITE (“1”: WRITE, “0”: READ) Register Address Control data (Input) at Write Command Output data (Output) at Read Command Figure 54. Serial Control Interface Timing (Continuous Writing Mode) MS1463-E-00 2012/12 - 76 - [AK4695] ■ Register Map Addr 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 1AH 1BH 1CH 1DH 1EH 1FH 20H 21H 22H 23H 24H 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H 31H 32H 33H 34H 35H 36H Register Name Clock Mode & Audio I/F VCOM & Timer GPO Control Output Gain Control MIC Amp Gain 0, 1 MIC Amp Gain 2, 3 MIC Gain Adjust 0, 1 MIC Gain Adjust 2, 3 D7 DCLKE PMVCM THSDN READ M1GN3 M3GN3 M1ADJ3 M3ADJ3 D6 DCLKP DVTMB THDET SPKG1 M1GN2 M3GN2 M1ADJ2 M3ADJ2 D5 DIF1 DVTMA TEST SPKG0 M1GN1 M3GN1 M1ADJ1 M3ADJ1 SMUTE REF5 IV05 IV15 IV25 IV35 DVLA5 DVLB5 IN21 0 D4 DIF0 SMTM DMIC LVOL M1GN0 M3GN0 M1ADJ0 M3ADJ0 0 REF4 IV04 IV14 IV24 IV34 DVLA4 DVLB4 IN20 0 SMUTE & White Noise Gain SMUTEB SMUTEA ALC Reference Select Input Volume Control 0 Input Volume Control 1 Input Volume Control 2 Input Volume Control 3 Digital Volume Control A Digital Volume Control B Input Signal Select Digital Signal Control 0 Digital Signal Control 1 Lineout & HP Control ALC Mode Control 0 ALC Mode Control 1 HPF1, 2 Control ALC & LPF1 Control EQ1, 2 Control Power Management 0 Power Management 1 Power Management 2 Power Management 3 HPF1, 2 Co-efficient 0 HPF1, 2 Co-efficient 1 HPF1, 2 Co-efficient 2 HPF1, 2 Co-efficient 3 LPF1 Co-efficient 0 LPF1 Co-efficient 1 LPF1 Co-efficient 2 LPF1 Co-efficient 3 EQ1 Co-efficient 0 EQ1 Co-efficient 1 EQ1 Co-efficient 2 EQ1 Co-efficient 3 EQ1 Co-efficient 4 EQ1 Co-efficient 5 EQ2 Co-efficient 0 EQ2 Co-efficient 1 EQ2 Co-efficient 2 EQ2 Co-efficient 3 EQ2 Co-efficient 4 EQ2 Co-efficient 5 DRC Mode Control NS Control NS Gain & ATT Control NS On Level NS Off Level NS Reference Select REF7 IV07 IV17 IV27 IV37 DVLA7 DVLB7 IN31 MZCN DACBS1 HPZ FRATT 0 HPF23 ALC3 EQ23 PMMPB PMDRC 0 PMDM3 REF6 IV06 IV16 IV26 IV36 DVLA6 DVLB6 IN30 HPFAD DACBS0 0 RGAIN2 0 HPF22 ALC2 EQ22 PMMPA 0 PMBP PMDM2 HPF1A7 0 HPF1B7 0 LPF1A7 0 LPF1B7 0 EQ1A7 EQ1A15 EQ1B7 EQ1B15 EQ1C7 EQ1C15 EQ2A7 EQ2A15 EQ2B7 EQ2B15 EQ2C7 EQ2C15 0 0 0 NSIAF1 NSOAF1 0 DRCENB DRCENA 0 RGAIN1 0 HPF21 ALC1 EQ21 0 0 PMHPR PMDM1 DACS RGAIN0 0 HPF20 ALC0 EQ20 MMODE PMDSP PMHPL PMDM0 HPF1A6 0 HPF1B6 0 LPF1A6 0 LPF1B6 0 HPF1A5 HPF1A13 HPF1B5 HPF1B13 LPF1A5 LPF1A13 LPF1B5 LPF1B13 HPF1A4 HPF1A12 HPF1B4 HPF1B12 LPF1A4 LPF1A12 LPF1B4 LPF1B12 HPF1A3 HPF1A11 HPF1B3 HPF1B11 LPF1A3 LPF1A11 LPF1B3 LPF1B11 EQ1A6 EQ1A14 EQ1B6 EQ1B14 EQ1C6 EQ1C14 EQ2A6 EQ2A14 EQ2B6 EQ2B14 EQ2C6 EQ2C14 EQ1A5 EQ1A13 EQ1B5 EQ1B13 EQ1C5 EQ1C13 EQ2A5 EQ2A13 EQ2B5 EQ2B13 EQ2C5 EQ2C13 EQ1A4 EQ1A12 EQ1B4 EQ1B12 EQ1C4 EQ1C12 EQ2A4 EQ2A12 EQ2B4 EQ2B12 EQ2C4 EQ2C12 EQ1A3 EQ1A11 EQ1B3 EQ1B11 EQ1C3 EQ1C11 EQ2A3 EQ2A11 EQ2B3 EQ2B11 EQ2C3 EQ2C11 EQ1A2 EQ1A10 EQ1B2 EQ1B10 EQ1C2 EQ1C10 EQ2A2 EQ2A10 EQ2B2 EQ2B10 EQ2C2 EQ2C10 DLMAT2 DLMAT1 DLMAT0 DRGAIN1 DRGAIN0 0 DRCM1 DRCM0 NSGAIN2 NSGAIN1 NSGAIN0 NSIAF0 NSOAF0 0 0 0 0 NSTHL4 NSTHH4 0 0 0 NSTHL3 NSTHH3 NSREF3 MS1463-E-00 D3 D2 FS3 FS2 1 1 DACAST SPPSN 0 BPGN2 M0GN3 M0GN2 M2GN3 M2GN2 M0ADJ3 M0ADJ2 M2ADJ3 M2ADJ2 0 0 REF3 REF2 IV03 IV02 IV13 IV12 IV23 IV22 IV33 IV32 DVLA3 DVLA2 DVLB3 DVLB2 IN11 IN10 0 0 DASEL1 DASEL0 BEEPS LOPSB WTM1 WTM0 ALCEQN ATTLMT HPF13 LPF13 EQ13 PMAD3 HPF12 LPF12 EQ12 PMAD2 D1 FS1 ADPSM GPO11 BPGN1 M0GN1 M2GN1 M0ADJ1 M2ADJ1 0 REF1 IV01 IV11 IV21 IV31 DVLA1 DVLB1 IN01 0 PFSDO LOPSA LMTH1 RFST1 HPF11 LPF11 EQ11 PMAD1 PMPFIL3 PMPFIL2 PMSPLO PMPFIL1 PMDACB PMPFIL0 PMDACA 0 0 LMODE HPF1A2 HPF1A10 HPF1B2 HPF1B10 LPF1A2 LPF1A10 LPF1B2 LPF1B10 HPF1A1 HPF1A9 HPF1B1 HPF1B9 LPF1A1 LPF1A9 LPF1B1 LPF1B9 HPF1A0 HPF1A8 HPF1B0 HPF1B8 LPF1A0 LPF1A8 LPF1B0 LPF1B8 EQ1A1 EQ1A9 EQ1B1 EQ1B9 EQ1C1 EQ1C9 EQ2A1 EQ2A9 EQ2B1 EQ2B9 EQ2C1 EQ2C9 DRCC1 NSHPF NSATT1 NSTHL1 NSTHH1 NSREF1 EQ1A0 EQ1A8 EQ1B0 EQ1B8 EQ1C0 EQ1C8 EQ2A0 EQ2A8 EQ2B0 EQ2B8 EQ2C0 EQ2C8 DRCC0 NSCE NSATT0 NSTHL0 NSTHH0 NSREF0 PMLO 0 NSLPF NSATT2 NSTHL2 NSTHH2 NSREF2 D0 FS0 ADRST GPO10 BPGN0 M0GN0 M2GN0 M0ADJ0 M2ADJ0 0 REF0 IV00 IV10 IV20 IV30 DVLA0 DVLB0 IN00 0 PFSEL LBSEL LMTH0 RFST0 HPF10 LPF10 EQ10 PMAD0 2012/12 - 77 - [AK4695] Addr 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH 40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH 50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH 60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH Register Name D7 D6 NS LPF Co-efficient 0 NSLA7 NSLA6 NS LPF Co-efficient 1 0 0 NS LPF Co-efficient 2 NSLB7 NSLB6 NS LPF Co-efficient 3 0 0 NS HPF Co-efficient 0 NSHA7 NSHA6 NS HPF Co-efficient 1 0 0 NS HPF Co-efficient 2 NSHB7 NSHB6 NS HPF Co-efficient 3 0 0 DVLC Filter Select DLLPF1 DLLPF0 DVRGAIN2 DVRGAIN1 DVLC Mode Control DVLCL Curve X1 0 0 DVLCL Curve Y1 0 0 DVLCL Curve X2 0 0 DVLCL Curve Y2 0 0 DVLCL Curve X3 0 0 DVLCL Curve Y3 0 0 DVLCL Slope 1 0 L1G6 DVLCL Slope 2 0 L2G6 DVLCL Slope 3 0 L3G6 DVLCL Slope 4 0 L4G6 DVLCM Curve X1 0 0 DVLCM Curve Y1 0 0 DVLCM Curve X2 0 0 DVLCM Curve Y2 0 0 DVLCM Curve X3 0 0 DVLCM Curve Y3 0 0 DVLCM Slope 1 0 M1G6 DVLCM Slope 2 0 M2G6 DVLCM Slope 3 0 M3G6 DVLCM Slope 4 0 M4G6 DVLCH Curve X1 0 0 DVLCH Curve Y1 0 0 DVLCH Curve X2 0 0 DVLCH Curve Y2 0 0 DVLCH Curve X3 0 0 DVLCH Curve Y3 0 0 DVLCH Slope 1 0 H1G6 DVLCH Slope 2 0 H2G6 DVLCH Slope 3 0 H3G6 DVLCH Slope 4 0 H4G6 DVLCL LPF Co-efficient 0 DLLA7 DLLA6 DVLCL LPF Co-efficient 1 0 0 DVLCL LPF Co-efficient 2 DLLB7 DLLB6 DVLCL LPF Co-efficient 3 0 0 DMHA6 DVLCM HPF Co-efficient 0 DMHA7 0 0 DVLCM HPF Co-efficient 1 DMHB6 DVLCM HPF Co-efficient 2 DMHB7 0 0 DVLCM HPF Co-efficient 3 DMLA7 DMLA6 DVLCM LPF Co-efficient 0 0 0 DVLCM LPF Co-efficient 1 DMLB7 DMLB6 DVLCM LPF Co-efficient 2 0 0 DVLCM LPF Co-efficient 3 DHHA7 DHHA6 DVLCH HPF Co-efficient 0 0 0 DVLCH HPF Co-efficient 1 DHHB7 DHHB6 DVLCH HPF Co-efficient 2 0 0 DVLCH HPF Co-efficient 3 D5 NSLA5 NSLA13 NSLB5 NSLB13 NSHA5 NSHA13 NSHB5 NSHB13 D4 NSLA4 NSLA12 NSLB4 NSLB12 NSHA4 NSHA12 NSHB4 NSHB12 D3 NSLA3 NSLA11 NSLB3 NSLB11 NSHA3 NSHA11 NSHB3 NSHB11 D2 NSLA2 NSLA10 NSLB2 NSLB10 NSHA2 NSHA10 NSHB2 NSHB10 D1 NSLA1 NSLA9 NSLB1 NSLB9 NSHA1 NSHA9 NSHB1 NSHB9 DMHPF1 DMHPF0 DMLPF1 DMLPF0 DHHPF1 DVRGAIN0 DVLMAT2 DVLMAT1 DVLMAT0 DAF1 VL1X5 VL1X4 VL1X3 VL1X2 VL1X1 VL1Y5 VL1Y4 VL1Y3 VL1Y2 VL1Y1 VL2X5 VL2X4 VL2X3 VL2X2 VL2X1 VL2Y5 VL2Y4 VL2Y3 VL2Y2 VL2Y1 0 VL3X4 VL3X3 VL3X2 VL3X1 0 VL3Y4 VL3Y3 VL3Y2 VL3Y1 L1G5 L1G4 L1G3 L1G2 L1G1 L2G5 L2G4 L2G3 L2G2 L2G1 L3G5 L3G4 L3G3 L3G2 L3G1 L4G5 L4G4 L4G3 L4G2 L4G1 VM1X5 VM1X4 VM1X3 VM1X2 VM1X1 VM1Y5 VM1Y4 VM1Y3 VM1Y2 VM1Y1 VM2X5 VM2X4 VM2X3 VM2X2 VM2X1 VM2Y5 VM2Y4 VM2Y3 VM2Y2 VM2Y1 0 VM3X4 VM3X3 VM3X2 VM3X1 0 VM3Y4 VM3Y3 VM3Y2 VM3Y1 M1G5 M1G4 M1G3 M1G2 M1G1 M2G5 M2G4 M2G3 M2G2 M2G1 M3G5 M3G4 M3G3 M3G2 M3G1 M4G5 M4G4 M4G3 M4G2 M4G1 VH1X5 VH1X4 VH1X3 VH1X2 VH1X1 VH1Y5 VH1Y4 VH1Y3 VH1Y2 VH1Y1 VH2X5 VH2X4 VH2X3 VH2X2 VH2X1 VH2Y5 VH2Y4 VH2Y3 VH2Y2 VH2Y1 0 VH3X4 VH3X3 VH3X2 VH3X1 0 VH3Y4 VH3Y3 VH3Y2 VH3Y1 H1G5 H1G4 H1G3 H1G2 H1G1 H2G5 H2G4 H2G3 H2G2 H2G1 H3G5 H3G4 H3G3 H3G2 H3G1 H4G5 H4G4 H4G3 H4G2 H4G1 DLLA5 DLLA4 DLLA3 DLLA2 DLLA1 DLLA13 DLLA12 DLLA11 DLLA10 DLLA9 DLLB5 DLLB4 DLLB3 DLLB2 DLLB1 DLLB13 DLLB12 DLLB11 DLLB10 DLLB9 DMHA5 DMHA13 DMHB5 DMHB13 DMLA5 DMLA13 DMLB5 DMLB13 DHHA5 DHHA13 DHHB5 DHHB13 DMHA4 DMHA12 DMHB4 DMHB12 DMLA4 DMLA12 DMLB4 DMLB12 DHHA4 DHHA12 DHHB4 DHHB12 DMHA3 DMHA11 DMHB3 DMHB11 DMLA3 DMLA11 DMLB3 DMLB11 DHHA3 DHHA11 DHHB3 DHHB11 DMHA2 DMHA10 DMHB2 DMHB10 DMLA2 DMLA10 DMLB2 DMLB10 DHHA2 DHHA10 DHHB2 DHHB10 DMHA1 DMHA9 DMHB1 DMHB9 DMLA1 DMLA9 DMLB1 DMLB9 DHHA1 DHHA9 DHHB1 DHHB9 D0 NSLA0 NSLA8 NSLB0 NSLB8 NSHA0 NSHA8 NSHB0 NSHB8 DHHPF0 DAF0 VL1X0 VL1Y0 VL2X0 VL2Y0 VL3X0 VL3Y0 L1G0 L2G0 L3G0 L4G0 VM1X0 VM1Y0 VM2X0 VM2Y0 VM3X0 VM3Y0 M1G0 M2G0 M3G0 M4G0 VH1X0 VH1Y0 VH2X0 VH2Y0 VH3X0 VH3Y0 H1G0 H2G0 H3G0 H4G0 DLLA0 DLLA8 DLLB0 DLLB8 DMHA0 DMHA8 DMHB0 DMHB8 DMLA0 DMLA8 DMLB0 DMLB8 DHHA0 DHHA8 DHHB0 DHHB8 Note 54. PDN pin = “L” resets the registers to their default values. Note 55. The bits defined as 0 must contain a “0” value. Note 56. The bits defined as 1 must contain a “1” value. Note 57. Writing access to 6FH ~ FFH is prohibited. MS1463-E-00 2012/12 - 78 - [AK4695] ■ Register Definitions Addr 00H Register Name Clock Mode & Audio I/F R/W Default D7 DCLKE R/W 0 D6 DCLKP R/W 0 D5 DIF1 R/W 1 D4 DIF0 R/W 0 D3 FS3 R/W 0 D2 FS2 R/W 0 D1 FS1 R/W 1 D0 FS0 R/W 0 D3 1 R 1 D2 1 R 1 D1 ADPSM R/W 0 D0 ADRST R/W 0 FS3-0: Sampling Frequency Setting (Table 2) Default: “0010” (256fs: 32kHz < fs ≤ 48kHz) DIF1-0: Audio Interface Format (Table 5) Default: “10” (24bit Left justified) DCLKP: Data Latching Edge Select 0: Lch data is latched on the DMCLK rising edge (“↑”). (default) 1: Lch data is latched on the DMCLK falling edge (“↓”). DCLKE: DMCLK pin Output Clock Control 0: “L” Output (default) 1: 64fs Output Addr 01H Register Name VCOM & Timer R/W Default D7 PMVCM R/W 0 D6 DVTMB R/W 1 D5 DVTMA R/W 1 D4 SMTM R/W 1 ADRST: ADC Initial Cycle Setting 0: 1059/fs (default) 1: 267/fs ADPSM: ADC Low Power Consumption Mode 0: Normal Operation (default) 1: Low Power Consumption Operation SMTM: Soft Mute Transition Time Setting 0: 240/fs 1: 480/fs (default) DVTMA: Digital Volume A Soft Transition Time Setting 0: 256/fs 1: 512/fs (default) This is the transition time between DVLA7-0 bits = FFH and 00H. DVTMB: Digital Volume B Soft Transition Time Setting 0: 256/fs 1: 512/fs (default) This is the transition time between DVLB7-0 bits = FFH and 00H. PMVCM: VCOM Power Management 0: Power down (default) 1: Power up PMVCM bit must be “1” when one of bocks is powered-up. PMVCM bit can only be “0” when all power management bits are “0”. MS1463-E-00 2012/12 - 79 - [AK4695] Addr 02H Register Name GPO Control R/W Default D7 THSDN R/W 1 D6 THDET R 0 D5 TEST R/W 0 D4 DMIC R/W 0 D3 DACAST R/W 0 D2 SPPSN R/W 0 D1 GPO11 R/W 0 D0 GPO10 R/W 0 GPO11, 10: GPO1 Register Setting (Table 68) Default: “00” (Hi-Z) SPPSN: Speaker-Amp Power-Save Mode 0: Power-Save Mode (default) 1: Normal Operation When SPPSN bit is “0”, Speaker-Amp is in power-save mode. In this mode, the SPP pin goes to Hi-Z and the SPN pin outputs SVDD/2 voltage. When PMSPLO bit = “1” and LBSEL bit = “0”, SPPSN bit is enabled. After the PDN pin is set to “L”, Speaker-Amp is in power-down mode since PMSPLO bit is “0”. DACAST: Headphone-Amp Output Offset Calibration Enable 0: Disable (default) 1: Enable This bit must be set to “1” before power up the headphone amplifiers (PMHPL or PMHPR bit = “1”). DMIC: Digital Microphone Connection Select 0: Analog Microphone (default) 1: Digital Microphone TEST: Device TEST mode Enable. 0: Normal operation (default) 1: TEST mode TEST bit must always be “0”. THDET: Thermal Shutdown Detection 0: Normal Operation (default) 1: Thermal Shutdown THSDN: Thermal Shutdown Function Enable 0: Thermal Shutdown On 1: Thermal Shutdown Off (default) MS1463-E-00 2012/12 - 80 - [AK4695] Addr 03H Register Name Output Gain Control R/W Default D7 READ R/W 0 D6 SPKG1 R/W 0 D5 SPKG0 R/W 0 D4 LVOL R/W 0 D3 0 R 0 D2 BPGN2 R/W 0 D1 BPGN1 R/W 0 D0 BPGN0 R/W 0 D2 M0GN2 M2GN2 R/W 0 D1 M0GN1 M2GN1 R/W 1 D0 M0GN0 M2GN0 R/W 0 BPGN2-0: BEEP Output Gain Setting (Table 69) Default: “0H” (+2dB) LVOL: Line Output A Gain Setting 0: 0dB (default) 1: +3.2dB SPKG3-0: Speaker Amplifier Gain Setting (Table 76) Default: “00” (+5.6dB) When LBSEL bit = “0”, SPKG3-0 bits are enable. READ: Register Read Function Enable 0: Disable (default) 1: Enable Addr 04H 05H Register Name MIC Amp Gain 0, 1 MIC Amp Gain 2, 3 R/W Default D7 M1GN3 M3GN3 R/W 0 D6 M1GN2 M3GN2 R/W 0 D5 M1GN1 M3GN1 R/W 1 D4 M1GN0 M3GN0 R/W 0 D3 M0GN3 M2GN3 R/W 0 M0GN3-0, M1GN3-0, M2GN3-0, M3GN3-0: MIC-Amp Gain Setting (Table 14) Default: “2H” (+6dB) Addr 06H 07H Register Name MIC Gain Adjust 0, 1 MIC Gain Adjust 2, 3 R/W Default D7 M1ADJ3 M3ADJ3 R/W 0 D6 M1ADJ2 M3ADJ2 R/W 0 D5 M1ADJ1 M3ADJ1 R/W 0 D4 D3 D2 D1 D0 M1ADJ0 M0ADJ3 M0ADJ2 M0ADJ1 M0ADJ0 M3ADJ0 M2ADJ3 M2ADJ2 M2ADJ1 M2ADJ0 R/W R/W R/W R/W R/W 0 0 0 0 0 M0ADJ3-0, M1ADJ3-0, M2ADJ3-0, M3ADJ3-0: MIC Sensitivity Correction (Table 20) Default: “0H” (0dB) MS1463-E-00 2012/12 - 81 - [AK4695] Addr 08H Register Name SMUTE Control R/W Default D7 D6 SMUTEB SMUTEA R/W R/W 0 0 D5 0 R 0 D4 0 R 0 D3 0 R 0 D2 0 R 0 D1 0 R 0 D0 0 R 0 D5 REF5 R/W 1 D4 REF4 R/W 1 D3 REF3 R/W 0 D2 REF2 R/W 0 D1 REF1 R/W 0 D0 REF0 R/W 0 D1 IV01 IV11 IV21 IV31 R/W 0 D0 IV00 IV10 IV20 IV30 R/W 0 D1 DVLA1 DVLB1 R/W 1 D0 DVLA0 DVLB0 R/W 1 SMUTE: Soft Mute Control of SDTO1 and 2 0: Disable (default) 1: Enable SMUTEA: Soft Mute Control of DACA 0: Disable (default) 1: Enable SMUTEB: Soft Mute Control of DACB 0: Disable (default) 1: Enable Addr 09H Register Name ALC Reference Select R/W Default D7 REF7 R/W 1 D6 REF6 R/W 0 REF7-0: ALC Recovery Operation Reference Value Setting; 0.375dB step, 242 Level (Table 26) Default: “B0H” (+30.0dB) Addr 0AH 0BH 0CH 0DH Register Name Input Volume Control 0 Input Volume Control 1 Input Volume Control 2 Input Volume Control 3 R/W Default D7 IV07 IV17 IV27 IV37 R/W 1 D6 IV06 IV16 IV26 IV36 R/W 0 D5 IV05 IV15 IV25 IV35 R/W 1 D4 IV04 IV14 IV24 IV34 R/W 1 D3 IV03 IV13 IV23 IV33 R/W 0 D2 IV02 IV12 IV22 IV32 R/W 0 IV07-0, IV17-0, IV27-0, IV37-0: Input Digital Volume; 0.375dB step, 242 Level (Table 31) Default: “B0H” (+30dB) Addr 0EH 0FH Register Name Digital Volume Control A Digital Volume Control B R/W Default D7 DVLA7 DVLB7 R/W 1 D6 DVLA6 DVLB6 R/W 1 D5 DVLA5 DVLB5 R/W 1 D4 DVLA4 DVLB4 R/W 0 D3 DVLA3 DVLB3 R/W 0 D2 DVLA2 DVLB2 R/W 1 DVLA7-0, DVLB7-0: Output Digital Volume A/B (Table 66) Default: “E7H” (0dB) MS1463-E-00 2012/12 - 82 - [AK4695] Addr 10H Register Name Input Signal Select R/W Default D7 IN31 R/W 0 D6 IN30 R/W 0 D5 IN21 R/W 0 D4 IN20 R/W 0 D3 IN11 R/W 0 D2 IN10 R/W 0 D1 IN01 R/W 0 D0 IN00 R/W 0 D5 0 R 0 D4 0 R 0 D3 0 R 0 D2 0 R 0 D1 0 R 0 D0 0 R 0 IN01-0: MIC-Amp Ch0 Input Source Select (Table 10) Default: “00” (MICIN0L) IN11-0: MIC-Amp Ch1 Input Source Select (Table 11) Default: “00” (MICIN0R) IN21-0: MIC-Amp Ch2 Input Source Select (Table 12) Default: “00” (MICIN1L) IN31-0: MIC-Amp Ch3 Input Source Select (Table 13) Default: “00” (MICIN1R) Addr 11H Register Name Digital Signal Control 0 R/W Default D7 MZCN R/W 0 D6 HPFAD R/W 1 HPFAD: ADC HPF Control 0: OFF 1: ON (default) When HPFAD bit is “1”, the HPF is enabled. When HPFAD bit is “0”, the audio data passes the HPFAD block by 0dB gain. This bit should be set when PMAD3-0 bits = “0”. MZCN: MIC Gain Select Setting 0: Disable (default) 1: Normal Operation This bit must be set to “1” before changing microphone gain settings. (M0GN3-0, M1GN3-0, M2GN3-0 and M3GN3-0 bits) MS1463-E-00 2012/12 - 83 - [AK4695] Addr 12H Register Name Digital Signal Control 1 R/W Default D7 D6 D5 D4 D3 DACBS1 DACBS0 DRCENB DRCENA DASEL1 R/W R/W R/W R/W R/W 0 0 1 1 0 D2 DASEL0 R/W 0 D1 PFSDO R/W 1 D0 PFSEL R/W 0 PFSEL: Programmable Filter Block Input Signal Select (Table 33) 0: ADC Output Data (default) 1: SDTI Input Data PFSDO: SDTO1, 2 Input Signal Select (Table 34) 0: ADC Output Data 1: Programmable Filter Block Output Data (default) DASEL1-0: DACA/B, DRC Input Signal Select (Table 35) Default: “00” (SDTI) DRCENA: DACA Input Signal Select (Table 36) 0: DASEL1-0 bits Output Data 1: DRC Output Data (default) DRCENB: DACB Input Signal Select (Table 37) 0: DASEL1-0 bits Output Data 1: DRC Output Data (default) DACBS1-0: DACB Input Channel Select (Table 38) Default: “00” MS1463-E-00 2012/12 - 84 - [AK4695] Addr 13H Register Name Lineout & HP Control R/W Default D7 HPZ R/W 0 D6 0 R 0 D5 0 R 0 D4 DACS R/W 0 D3 BEEPS R/W 0 D2 LOPSB R/W 0 D1 LOPSA R/W 0 D0 LBSEL R/W 0 LBSEL: Speaker Output and Stereo Line Output B Switching 0: Speaker Output (SPP/SPN pins) (default) 1: Stereo Line Output B (LOUTB/ROUTB pins) LOPSA: Stereo Line Output A Power-save Mode 0: Normal Operation (default) 1: Standby LOPSB: Stereo Line Output B Power-save Mode 0: Normal Operation (default) 1: Standby This bit is enabled when LBSEL bit = “1”. BEEPS: Signal Control of “BEEPIN pin → Speaker Output/Stereo Line Output B” 0: OFF (default) 1: ON This bit is enabled when PMSPLO bits = “1”. DACS: Signal Control of “DACB → Speaker Output/Stereo Line Output B” 0: OFF (default) 1: ON HPZ: HP-Amp Pull-down Setting (Table 75) 0: Pulled-down by 10Ω (typ) (default) 1: Hi-Z MS1463-E-00 2012/12 - 85 - [AK4695] Addr 14H Register Name ALC Mode Control 0 R/W Default D7 0 R 0 D6 RGAIN2 R/W 0 D5 RGAIN1 R/W 0 D4 RGAIN0 R/W 0 D3 WTM1 R/W 0 D2 WTM0 R/W 0 D1 LMTH1 R/W 0 D0 LMTH0 R/W 0 LMTH1-0: ALC Limiter Detection Lavel / Recovery Wait Counter Reset Level (Table 22) Default: “00” WTM1-0: ALC Recovery Wait Time Setting (Table 24) These bits set a period of recovery operation when any limiter operation does not occur during ALC operation. The default value is “00” (128f/fs). RGAIN2-0: ALC Recovery Gain Setting (Table 25) Default: “000” (0.00424dB) RFATT: Attenuation Step Setting of ALC First Recovery Reference Volume (Table 28) 0: -0.00106dB (4/fs) (default) 1: -0.00106dB (16/fs) Addr 15H Register Name ALC Mode Control 1 R/W Default D7 0 R 0 D6 0 R 0 D5 0 R 0 D4 0 R 0 D3 D2 ALCEQN ATTLMT R/W R/W 0 0 D1 RFST1 R/W 0 D0 RFST0 R/W 0 RFST1-0: ALC First Recovery Gain Setting (Table 27) Default: “00” (0.0032dB) ATTLMT: ALC Attenuation Limit Setting 0: No Limit (default) 1: 0dB Limit ALCEQN: ALC EQ Control 0: ALC EQ On (default) 1: ALC EQ Off MS1463-E-00 2012/12 - 86 - [AK4695] Addr 16H Register Name HPF1, 2 Control R/W Default D7 HPF23 R/W 0 D6 HPF22 R/W 0 D5 HPF21 R/W 0 D4 HPF20 R/W 0 D3 HPF13 R/W 0 D2 HPF12 R/W 0 D1 HPF11 R/W 0 D0 HPF10 R/W 0 HPF13-0: HPF1 Coefficient Setting Enable 0: Disable (default) 1: Enable When HPF1x bit is “1”, the settings of HPF1A13-0 bits and HPF1B13-0 bits are valid. When HPF1x bit is “0”, the audio data of a correspondent channel passes the HPF1 block by 0dB gain. (x=3~0) HPF23-0: HPF2 Coefficient Setting Enable 0: Disable (default) 1: Enable When HPF2x bit is “1”, the settings of HPF2A13-0 bits and HPF2B13-0 bits are valid. When HPF2x bit is “0”, the audio data of a correspondent channel passes the HPF2 block by 0dB gain. (x=3~0) Addr 17H Register Name ALC & LPF1 Control R/W Default D7 ALC3 R/W 0 D6 ALC2 R/W 0 D5 ALC1 R/W 0 D4 ALC0 R/W 0 D3 LPF13 R/W 0 D2 LPF12 R/W 0 D1 LPF11 R/W 0 D0 LPF10 R/W 0 LPF13-0: LPF1 Coefficient Setting Enable 0: Disable (default) 1: Enable When LPF1x bit is “1”, the settings of LPF1A13-0 bits and LPF1B13-0 bits are valid. When LPF1x bit is “0”, the audio data of a correspondent channel passes the LPF1 block by 0dB gain. (x=3~0) ALC3-0: ALC Setting Enable 0: ALC Disable (default) 1: ALC Enable Addr 18H Register Name EQ1, 2 Control R/W Default D7 EQ23 R/W 0 D6 EQ22 R/W 0 D5 EQ21 R/W 0 D4 EQ20 R/W 0 D3 EQ13 R/W 0 D2 EQ12 R/W 0 D1 EQ11 R/W 0 D0 EQ10 R/W 0 EQ13-0: EQ1 Coefficient Setting Enable 0: Disable (default) 1: Enable When EQ1x bit is “1”, the settings of EQ1A15-0, EQ1B15-0 and EQ1C15-0 bits are valid. When EQ1x bit is “0”, the audio data of a correspondent channel passes the EQ1 block by 0dB gain. (x=3~0) EQ23-0: EQ2 Coefficient Setting Enable 0: Disable (default) 1: Enable When EQ2x bit is “1”, the settings of EQ2A15-0, EQ2B15-0 and EQ2C15-0 bits are valid. When EQ2x bit is “0”, the audio data of a correspondent channel passes the EQ2 block by 0dB gain. (x=3~0) MS1463-E-00 2012/12 - 87 - [AK4695] Addr 19H Register Name Power Management 0 R/W Default D7 PMMPB R/W 0 D6 PMMPA R/W 0 D5 0 R 0 D4 MMODE R/W 0 D3 PMAD3 R/W 0 D2 PMAD2 R/W 0 D1 PMAD1 R/W 0 D0 PMAD0 R/W 0 PMAD3-0: Power Management of MIC-Amp & ADC Ch0/1/2/3 0: Power down (default) 1: Power up When the PMADx is changed from “0” to “1”, the initialization cycle (1059/fs=22.1ms @48kHz, ADRST bit = “0”) starts. After initializing, ADC digital data is output. (x=3~0) MMODE: MIC-Amp Mode Setting 0: Test Mode (default) 1: Normal Operation MMODE bit must be written “1”. PMMPA: MPWRA pin Power Management 0: Power down: Hi-Z (default) 1: Power up PMMPB: MPWRB pin Power Management 0: Power down: Hi-Z (default) 1: Power up Addr 1AH Register Name Power Management 1 R/W Default D7 PMDRC R/W 0 D6 0 R 0 D5 0 R 0 D4 PMDSP R/W 0 D3 D2 D1 D0 PMPFIL3 PMPFIL2 PMPFIL1 PMPFIL0 R/W R/W R/W R/W 0 0 0 0 PMPFIL3-0: Power Management of Programmable Filter Block 0/1/2/3 0: Power down (default) 1: Power up PMDSP: DSP Block Power Management 0: Power down (default) 1: Power up PMDRC: Dynamic Range Control Block Power Management 0: Power down (default) 1: Power up MS1463-E-00 2012/12 - 88 - [AK4695] Addr 1BH Register Name Power Management 2 R/W Default D7 0 R 0 D6 PMBP R/W 0 D5 PMHPR R/W 0 D4 PMHPL R/W 0 D3 PMLO R/W 0 D2 D1 D0 PMSPLO PMDACB PMDACA R/W R/W R/W 0 0 0 PMDACA: DACA Power Management 0: Power down (default) 1: Power up PMDACB: DACB Power Management 0: Power down (default) 1: Power up PMSPLO: Power Management of Speaker-Amp and Stereo Line Output B 0: Power down (default) 1: Power up PMLO: Stereo Line Output A Power Management 0: Power down (default) 1: Power up PMHPL: Headphone Lch Power Management 0: Power down (default) 1: Power up PMHPR: Headphone Rch Power Management 0: Power down (default) 1: Power up PMBP: BEEP Input Power Management 0: Power down (default) 1: Power up Addr 1CH Register Name Power Management 3 R/W Default D7 PMDM3 R/W 0 D6 PMDM2 R/W 0 D5 PMDM1 R/W 0 D4 PMDM0 R/W 0 D3 0 R 0 D2 0 R 0 D1 0 R 0 D0 LMODE R/W 1 LMODE: Power-save Mode Select of Stereo Line Output A (Table 73, Table 74) 0: Using a same connector for both Line input and output 1: Line output and input are independent (default) PMDM3-0: Input Signal Select with Digital Microphone (Table 8, Table 9) 0: Power down (default) 1: Power up These bits are enabled when DMIC bit = “1”. ADC digital block is powered-down by PMDM3-0 bits = “0” when selecting a digital microphone input (DMIC bit = “1”). Each block can be powered-down respectively by writing “0” in each bit of the address 19H~1CH. When the PDN pin is “L”, all blocks are powered-down regardless of setting of these addresses. In this case, register is initialized to the default value. When all power management bits are “0”, all blocks are powered-down. The register values remain unchanged. Power supply current is 50μA(typ) in this case. For fully shut down (typ. 0μA), the PDN pin should be “L”. MS1463-E-00 2012/12 - 89 - [AK4695] Addr 1DH 1EH 1FH 20H Register Name HPF1 Co-efficient 0 HPF1 Co-efficient 1 HPF1 Co-efficient 2 HPF1 Co-efficient 3 R/W Default D7 HPF1A7 0 HPF1B7 0 R/W 0 D6 D5 D4 HPF1A6 HPF1A5 HPF1A4 0 HPF1A13 HPF1A12 HPF1B6 HPF1B5 HPF1B4 0 HPF1B13 HPF1B12 R/W R/W R/W 0 0 0 D3 D2 HPF1A3 HPF1A2 HPF1A11 HPF1A10 HPF1B3 HPF1B2 HPF1B11 HPF1B10 R/W R/W 0 0 D1 HPF1A1 HPF1A9 HPF1B1 HPF1B9 R/W 0 D0 HPF1A0 HPF1A8 HPF1B0 HPF1B8 R/W 0 D5 D4 D3 D2 LPF1A5 LPF1A4 LPF1A3 LPF1A2 LPF1A13 LPF1A12 LPF1A11 LPF1A10 LPF1B5 LPF1B4 LPF1B3 LPF1B2 LPF1B13 LPF1B12 LPF1B11 LPF1B10 R/W R/W R/W R/W 0 0 0 0 D1 LPF1A1 LPF1A9 LPF1B1 LPF1B9 R/W 0 D0 LPF1A0 LPF1A8 LPF1B0 LPF1B8 R/W 0 D1 EQ1A1 EQ1A9 EQ1B1 EQ1B9 EQ1C1 EQ1C9 EQ2A1 EQ2A9 EQ2B1 EQ2B9 EQ2C1 EQ2C9 R/W 0 D0 EQ1A0 EQ1A8 EQ1B0 EQ1B8 EQ1C0 EQ1C8 EQ2A0 EQ2A8 EQ2B0 EQ2B8 EQ2C0 EQ2C8 R/W 0 HPF1A13-0, HPF1B13-0: FIL1, 2 Coefficient (14bit x 2) Default: “0000H” Addr 21H 22H 23H 24H Register Name LPF1 Co-efficient 0 LPF1 Co-efficient 1 LPF1 Co-efficient 2 LPF1 Co-efficient 3 R/W Default D7 LPF1A7 0 LPF1B7 0 R/W 0 D6 LPF1A6 0 LPF1B6 0 R/W 0 LPF1A13-0, LPF1B13-B0: LPF1 Coefficient (14bit x 2) Default: “0000H” Addr 25H 26H 27H 28H 29H 2AH 2BH 2CH 2DH 2EH 2FH 30H Register Name EQ1 Co-efficient 0 EQ1 Co-efficient 1 EQ1 Co-efficient 2 EQ1 Co-efficient 3 EQ1 Co-efficient 4 EQ1 Co-efficient 5 EQ2 Co-efficient 0 EQ2 Co-efficient 1 EQ2 Co-efficient 2 EQ2 Co-efficient 3 EQ2 Co-efficient 4 EQ2 Co-efficient 5 R/W Default D7 EQ1A7 EQ1A15 EQ1B7 EQ1B15 EQ1C7 EQ1C15 EQ2A7 EQ2A15 EQ2B7 EQ2B15 EQ2C7 EQ2C15 R/W 0 D6 EQ1A6 EQ1A14 EQ1B6 EQ1B14 EQ1C6 EQ1C14 EQ2A6 EQ2A14 EQ2B6 EQ2B14 EQ2C6 EQ2C14 R/W 0 D5 EQ1A5 EQ1A13 EQ1B5 EQ1B13 EQ1C5 EQ1C13 EQ2A5 EQ2A13 EQ2B5 EQ2B13 EQ2C5 EQ2C13 R/W 0 D4 EQ1A4 EQ1A12 EQ1B4 EQ1B12 EQ1C4 EQ1C12 EQ2A4 EQ2A12 EQ2B4 EQ2B12 EQ2C4 EQ2C12 R/W 0 D3 EQ1A3 EQ1A11 EQ1B3 EQ1B11 EQ1C3 EQ1C11 EQ2A3 EQ2A11 EQ2B3 EQ2B11 EQ2C3 EQ2C11 R/W 0 D2 EQ1A2 EQ1A10 EQ1B2 EQ1B10 EQ1C2 EQ1C10 EQ2A2 EQ2A10 EQ2B2 EQ2B10 EQ2C2 EQ2C10 R/W 0 EQ1A15-0, EQ1B15-0, EQ1C15-0: Equalizer 1 Coefficient (16bit x3) Default: “0000H” EQ2A15-0, EQ2B15-0, EQ2C15-0: Equalizer 2 Coefficient (16bit x3) Default: “0000H” MS1463-E-00 2012/12 - 90 - [AK4695] Addr 31H Register Name DRC Mode Control R/W Default D7 0 R 0 D6 D5 D4 D3 D2 D1 DLMAT2 DLMAT1 DLMAT0 DRGAIN1 DRGAIN0 DRCC1 R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 D0 DRCC0 R/W 0 DRCC1-0: DRC Setting Enable (Table 63) 00: Disable (default) 01: Low 10: Middle 11: High When DRCC1-0 bits = “00”, the audio data passes the DRC block by 0dB gain. DRGAIN1-0: DRC Recovery Speed Setting (Table 65) Default: “00” DLMAT1-0: DRC Attenuation Speed Setting (Table 64) Default: “000” Addr 32H Register Name NS Control R/W Default D7 0 R 0 D6 0 R 0 D5 DRCM1 R/W 0 D4 DRCM0 R/W 0 D3 0 R 0 D2 NSLPF R/W 0 D1 NSHPF R/W 0 D0 NSCE R/W 0 NSCE: Noise Suppression Setting Enable 0: Disable (default) 1: Enable When NSCE bit = “0”, the audio data passes Noise Suppression block by 0dB gain. NSHPF: HPF Coefficient Setting Enable of the Noise Suppression Block 0: Disable (default) 1: Enable When NSHPF bit is “1”, the settings of NSHA13-0 bits and NSHB13-0 bits are valid. When NSHPF bit is “0”, the audio data passes the HPF block by 0dB gain. NSLPF: LPF Coefficient Setting Enable of the Noise Suppression Block 0: Disable (default) 1: Enable When NSLPF bit is “1”, the settings of NSLA13-0 bits and NSLB13-0 bits are valid. When NSLPF bit is “0”, the audio data passes the LPF block by 0dB gain. DRCM1-0: DRC Input Signal Setting (Table 39) Default: “00” (L = Lch, R = Rch) Addr 33H Register Name NS Gain & ATT Control R/W Default D7 0 R 0 D6 D5 D4 NSGAIN2 NSGAIN1 NSGAIN0 R/W R/W R/W 0 0 1 D3 0 R 0 D2 NSATT2 R/W 0 D1 NSATT1 R/W 0 D0 NSATT0 R/W 1 NSATT2-0: Noise Suppression Attenuation Speed Setting (Table 43) Default: “001” NSGAIN2-0: Noise Suppression Recovery Speed Setting (Table 46) Default: “001” MS1463-E-00 2012/12 - 91 - [AK4695] Addr 34H Register Name NS On Level R/W Default D7 NSIAF1 R/W 1 D6 NSIAF0 R/W 0 D5 0 R 0 D4 NSTHL4 R/W 0 D3 NSTHL3 R/W 0 D2 NSTHL2 R/W 0 D1 NSTHL1 R/W 0 D0 NSTHL0 R/W 0 D2 NSTHH2 R/W 0 D1 NSTHH1 R/W 0 D0 NSTHH0 R/W 0 NSTHL4-0: Noise Suppression Threshold Low Level Setting (Table 41) Default: “00H” (-36dB) NSIAF1-0: Moving Avarage Parameter Setting at Noise Suppression Off (Table 40) Default: “10” (1024/fs) Addr 35H Register Name NS Off Level R/W Default D7 NSOAF1 R/W 1 D6 NSOAF0 R/W 0 D5 0 R 0 D4 D3 NSTHH4 NSTHH3 R/W R/W 0 0 NSTHH4-0: Noise Suppression Threshold High Level Setting (Table 45) Default: “00H” (-36dB) NSOAF1-0: Moving Avarage Parameter Setting at Noise Suppression ON (Table 44) Default: “10” (16/fs) Addr 36H Register Name NS Reference Select R/W Default D7 0 R 0 D6 0 R 0 D5 0 R 0 D4 0 R 0 D3 NSREF3 R/W 0 D2 NSREF2 R/W 0 D1 NSREF1 R/W 0 D0 NSREF0 R/W 0 D4 NSLA4 NSLA12 NSLB4 NSLB12 NSHA4 NSHA12 NSHB4 NSHB12 R/W 0 D3 NSLA3 NSLA11 NSLB3 NSLB11 NSHA3 NSHA11 NSHB3 NSHB11 R/W 0 D2 NSLA2 NSLA10 NSLB2 NSLB10 NSHA2 NSHA10 NSHB2 NSHB10 R/W 0 D1 NSLA1 NSLA9 NSLB1 NSLB9 NSHA1 NSHA9 NSHB1 NSHB9 R/W 0 D0 NSLA0 NSLA8 NSLB0 NSLB8 NSHA0 NSHA8 NSHB0 NSHB8 R/W 0 NSREF3-0: Noise Suppression Reference Level Setting (Table 42) Default: “0H” (-9dB) Addr 37H 38H 39H 3AH 3BH 3CH 3DH 3EH Register Name NS LPF Co-efficient 0 NS LPF Co-efficient 1 NS LPF Co-efficient 2 NS LPF Co-efficient 3 NS HPF Co-efficient 0 NS HPF Co-efficient 1 NS HPF Co-efficient 2 NS HPF Co-efficient 3 R/W Default D7 NSLA7 0 NSLB7 0 NSHA7 0 NSHB7 0 R/W 0 D6 NSLA6 0 NSLB6 0 NSHA6 0 NSHB6 0 R/W 0 D5 NSLA5 NSLA13 NSLB5 NSLB13 NSHA5 NSHA13 NSHB5 NSHB13 R/W 0 NSLA13-0, NSLB13-0: Noise Suppression LPF Coefficient (14bit x 2) Default: “0000H” NSHA13-0, NSHB13-0: Noise Suppression HPF Coefficient (14bit x 2) Default: “0000H” MS1463-E-00 2012/12 - 92 - [AK4695] Addr 3FH Register Name DVLC Filter Select R/W Default D7 DLLPF1 R/W 0 D6 DLLPF0 R/W 0 D5 D4 D3 D2 D1 DMHPF1 DMHPF0 DMLPF1 DMLPF0 DHHPF1 R/W R/W R/W R/W R/W 0 0 0 0 0 D0 DHHPF0 R/W 0 DHHPF1-0: DVLC High Frequency Range HPF Coefficient Setting Enable (Table 56) 00: Disable (default) 01: 1st order HPF 10: 2nd order HPF 11: N/A (Not Available) When DHHPF1-0 bits are “01” or “10”, the settings of DHHA13-0 and DHHB13-0 bits are enabled. When DHHPF1-0 bits are “00”, the HPF block outputs “0” data. DMLPF1-0: DVLC Middle Frequency Range LPF Coefficient Setting Enable (Table 52) 00: Disable (default) 01: 1st order LPF 10: 2nd order LPF 11: N/A (Not Available) When DMLPF1-0 bits are “01” or “10”, the settings of DMLA13-0 and DMLB13-0 bits are enabled. When DMLPF1-0 bits are “00”, the audio data passes DVLC middle frequency range of the LPF by 0dB gain. DMHPF1-0: DVLC Middle Frequency Range HPF Coefficient Setting Enable (Table 51) 00: Disable (default) 01: 1st order HPF 10: 2nd order HPF 11: N/A (Not Available) When DMHPF1-0 bits are “01” or “10”, the setting of DMHA13-0 and DMHB13-0 bits are enabled. When DMHPF1-0 bits are “00”, the audio data passes DVLC middle frequency range of the HPF by 0dB gain. DLLPF1-0: DVLC Low Frequency Range LPF Coefficient Setting Enable (Table 47) 00: Disable (default) 01: 1st order LPF 10: 2nd order LPF 11: N/A (Not Available) When DLLPF1-0 bits are “01” or “10”, the settings of DLLA13-0 and DLLB13-0 bits are enabled. When DLLPF1-0 bits are “00”, LPF block outputs “0” data. Addr 40H Register Name DVLC Mode Control R/W Default D7 D6 D5 D4 D3 D2 DVRGAIN2 DVRGAIN1 DVRGAIN0 DVLMAT2 DVLMAT1 DVLMAT0 R/W 0 R/W 1 R/W 1 R/W 0 R/W 1 R/W 1 D1 DAF1 R/W 1 D0 DAF0 R/W 1 DAF1-0: Moving Avarage Parameter Setting for DVLC (Table 60) Default: “11” (Default: 2048/fs) DVLMAT2-0: DVLC Attenuation Speed Setting (Table 61) Default: “011” DVRGAIN2-0: DVLC Recovery Speed Setting (Table 62) Default: “011” MS1463-E-00 2012/12 - 93 - [AK4695] Addr 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH 50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH Register Name DVLCL Curve X1 DVLCL Curve Y1 DVLCL Curve X2 DVLCL Curve Y2 DVLCL Curve X3 DVLCL Curve Y3 DVLCL Slope 1 DVLCL Slope 2 DVLCL Slope 3 DVLCL Slope 4 DVLCM Curve X1 DVLCM Curve Y1 DVLCM Curve X2 DVLCM Curve Y2 DVLCM Curve X3 DVLCM Curve Y3 DVLCM Slope 1 DVLCM Slope 2 DVLCM Slope 3 DVLCM Slope 4 DVLCH Curve X1 DVLCH Curve Y1 DVLCH Curve X2 DVLCH Curve Y2 DVLCH Curve X3 DVLCH Curve Y3 DVLCH Slope 1 DVLCH Slope 2 DVLCH Slope 3 DVLCH Slope 4 R/W Default D7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R 0 D6 0 0 0 0 0 0 L1G6 L2G6 L3G6 L4G6 0 0 0 0 0 0 M1G6 M2G6 M3G6 M4G6 0 0 0 0 0 0 H1G6 H2G6 H3G6 H4G6 R/W 0 D5 VL1X5 VL1Y5 VL2X5 VL2Y5 0 0 L1G5 L2G5 L3G5 L4G5 VM1X5 VM1Y5 VM2X5 VM2Y5 0 0 M1G5 M2G5 M3G5 M4G5 VH1X5 VH1Y5 VH2X5 VH2Y5 0 0 H1G5 H2G5 H3G5 H4G5 R/W 0 D4 VL1X4 VL1Y4 VL2X4 VL2Y4 VL3X4 VL3Y4 L1G4 L2G4 L3G4 L4G4 VM1X4 VM1Y4 VM2X4 VM2Y4 VM3X4 VM3Y4 M1G4 M2G4 M3G4 M4G4 VH1X4 VH1Y4 VH2X4 VH2Y4 VH3X4 VH3Y4 H1G4 H2G4 H3G4 H4G4 R/W 0 D3 VL1X3 VL1Y3 VL2X3 VL2Y3 VL3X3 VL3Y3 L1G3 L2G3 L3G3 L4G3 VM1X3 VM1Y3 VM2X3 VM2Y3 VM3X3 VM3Y3 M1G3 M2G3 M3G3 M4G3 VH1X3 VH1Y3 VH2X3 VH2Y3 VH3X3 VH3Y3 H1G3 H2G3 H3G3 H4G3 R/W 0 D2 VL1X2 VL1Y2 VL2X2 VL2Y2 VL3X2 VL3Y2 L1G2 L2G2 L3G2 L4G2 VM1X2 VM1Y2 VM2X2 VM2Y2 VM3X2 VM3Y2 M1G2 M2G2 M3G2 M4G2 VH1X2 VH1Y2 VH2X2 VH2Y2 VH3X2 VH3Y2 H1G2 H2G2 H3G2 H4G2 R/W 0 D1 VL1X1 VL1Y1 VL2X1 VL2Y1 VL3X1 VL3Y1 L1G1 L2G1 L3G1 L4G1 VM1X1 VM1Y1 VM2X1 VM2Y1 VM3X1 VM3Y1 M1G1 M2G1 M3G1 M4G1 VH1X1 VH1Y1 VH2X1 VH2Y1 VH3X1 VH3Y1 H1G1 H2G1 H3G1 H4G1 R/W 0 D0 VL1X0 VL1Y0 VL2X0 VL2Y0 VL3X0 VL3Y0 L1G0 L2G0 L3G0 L4G0 VM1X0 VM1Y0 VM2X0 VM2Y0 VM3X0 VM3Y0 M1G0 M2G0 M3G0 M4G0 VH1X0 VH1Y0 VH2X0 VH2Y0 VH3X0 VH3Y0 H1G0 H2G0 H3G0 H4G0 R/W 0 VL1X5-0, VL2X5-0, VL3X4-0: Input Gain Setting of Low Range DVLC Point (Table 48, Table 49) Default: “00H” (0dB) VL1Y5-0, VL2Y5-0, VL3Y4-0: Output Gain Setting of Low Range DVLC Point (Table 48, Table 49) Default: “00H” (0dB) L1G6-0, L2G6-0, L3G6-0, L4G6-0: Low Range DVLC Slope Setting (Table 50) Default: “00H” VM1X5-0, VM2X5-0, VM3X4-0: Input Gain Setting of Middle Range DVLC Point (Table 53, Table 54) Default: “00H” (0dB) VM1Y5-0, VM2Y5-0, VM3Y4-0: Output Gain Setting of Middle Range DVLC Point (Table 53, Table 54) Default: “00H” (0dB) M1G6-0, M2G6-0, M3G6-0, M4G6-0: Middle Range DVLC Slope Setting (Table 55) Default: “00H” VH1X5-0, VH2X5-0, VH3X4-0: Input Gain Setting of High Range DVLC Point (Table 57, Table 58) Default: “00H” (0dB) VH1Y5-0, VH2Y5-0, VH3Y4-0: Output Gain Setting of High Range DVLC Point (Table 57, Table 58) Default: “00H” (0dB) H1G6-0, H2G6-0, H3G6-0, H4G6-0: High Range DVLC Slope Setting (Table 59) Default: “00H” MS1463-E-00 2012/12 - 94 - [AK4695] Addr 5FH 60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH Register Name DVLCL LPF Co-efficient 0 DVLCL LPF Co-efficient 1 DVLCL LPF Co-efficient 2 DVLCL LPF Co-efficient 3 DVLCM HPF Co-efficient 0 DVLCM HPF Co-efficient 1 DVLCM HPF Co-efficient 2 DVLCM HPF Co-efficient 3 DVLCM LPF Co-efficient 0 DVLCM LPF Co-efficient 1 DVLCM LPF Co-efficient 2 DVLCM LPF Co-efficient 3 DVLCH HPF Co-efficient 0 DVLCH HPF Co-efficient 1 DVLCH HPF Co-efficient 2 DVLCH HPF Co-efficient 3 R/W Default D7 DLLA7 0 DLLB7 0 DMHA7 0 DMHB7 0 DMLA7 0 DMLB7 0 DHHA7 0 DHHB7 0 R/W 0 D6 D5 D4 D3 D2 D1 DLLA6 DLLA5 DLLA4 DLLA3 DLLA2 DLLA1 0 DLLA13 DLLA12 DLLA11 DLLA10 DLLA9 DLLB6 DLLB5 DLLB4 DLLB3 DLLB2 DLLB1 0 DLLB13 DLLB12 DLLB11 DLLB10 DLLB9 DMHA6 DMHA5 DMHA4 DMHA3 DMHA2 DMHA1 0 DMHA13 DMHA12 DMHA11 DMHA10 DMHA9 DMHB6 DMHB5 DMHB4 DMHB3 DMHB2 DMHB1 0 DMHB13 DMHB12 DMHB11 DMHB10 DMHB9 DMLA6 DMLA5 DMLA4 DMLA3 DMLA2 DMLA1 0 DMLA13 DMLA12 DMLA11 DMLA10 DMLA9 DMLB6 DMLB5 DMLB4 DMLB3 DMLB2 DMLB1 0 DMLB13 DMLB12 DMLB11 DMLB10 DMLB9 DHHA6 DHHA5 DHHA4 DHHA3 DHHA2 DHHA1 0 DHHA13 DHHA12 DHHA11 DHHA10 DHHA9 DHHB6 DHHB5 DHHB4 DHHB3 DHHB2 DHHB1 0 DHHB13 DHHB12 DHHB11 DHHB10 DHHB9 R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 D0 DLLA0 DLLA8 DLLB0 DLLB8 DMHA0 DMHA8 DMHB0 DMHB8 DMLA0 DMLA8 DMLB0 DMLB8 DHHA0 DHHA8 DHHB0 DHHB8 R/W 0 DLLA13-0, DLLB13-0: DVLC Low Frequency Range LPF Coefficient (14bit x 2) Default: “0000H” DMHA13-0, DMHB13-0: DVLC Middle Frequency Range HPF Coefficient (14bit x 2) Default: “0000H” DMLA13-0, DMLB13-0: DVLC Middle Frequency Range LPF Coefficient (14bit x 2) Default: “0000H” DHHA13-0, DHHB13-0: DVLC High Frequency Range HPF Coefficient (14bit x 2) Default: “0000H” MS1463-E-00 2012/12 - 95 - [AK4695] SYSTEM DESIGN Figure 55 shows the system connection diagram. An evaluation board (AKD4695) is available for fast evaluation as well as suggestions for peripheral circuitry. 10u 1u 2.2k x 4 Power Supply 1.6 ∼ 2.0V 10u Power Supply 2.7 ∼ 3.5V 0.1u 1u 0.1u 0.1u 1k x 4 Power Supply 1.6 ∼ 3.5V 10u MRF AVDD VSS1 VCOM DVDD VSS3 TVDD MPWRB MPWRA MICIN0L /DDAT PDN CSN IN0 IN1 MICIN0R /DMCLK CCLK MICIN1L /DDAT1 MICIN1R GPO1 μP CDTIO MICIN2L IN2 MICIN2R MICIN3L IN3 MICIN3R MCKI AUXINL Line In BCKI AUXINR 1u x 10 1n x 10 0.1u 10u LRCK DSP SDTI BEEPIN Beep In Power Supply 2.7 ∼ 3.5V AK4695 SDTO1 SVDD SDTO2 0.1u VSS2 SPP/LOUTB Speaker SPN/ROUTB HPL Cap-less Headphone HPR 0.22u 100 0.22u 100 1k 1u LOUTA Stereo Line-out 1k 22k ROUTA 1u CP CN PVEE 22k 2.2u 2.2u Analog Ground Digital Ground Note: - VSS1, VSS2 and VSS3 of the AK4695 must be distributed separately from the ground of external controllers. - All digital input pins must not be allowed to float. - 0.1μF capacitors at power supply pins should be ceramic capacitors. Other capacitors do not have specific types. Figure 55. System Connection Diagram MS1463-E-00 2012/12 - 96 - [AK4695] 1. Grounding and Power Supply Decoupling The AK4695 requires careful attention to power supply and grounding arrangements. AVDD and SVDD are usually supplied from the system’s analog supply, and DVDD and TVDD are supplied from the system’s digital power supply. If AVDD, DVDD, TVDD and SVDD are supplied separately, the power-up sequence is not critical. The PDN pin should be held “L” when power supplies are tuning on. The PDN pin is allowed to be “H” after all power supplies are applied and settled. To avoid pop noise on headphone output and line output when power up/down, the AK4695 should be operated along the following recommended power-up/down sequence. 1) Power-up - The PDN pin should be held “L” when power supplies are turning on. The AK4695 can be reset by keeping the PDN pin “L” for 1.5μs or longer after all power supplies are applied and settled. 2) Power-down - Each of power supplies can be powered OFF after the PDN pin is set to “L”. VSS1, VSS2 and VSS3 of the AK4695 should be connected to the analog ground plane. System analog ground and digital ground should be wired separately and connected together as close as possible to where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as close the power supply pins as possible. Especially, the small value ceramic capacitor is to be closest. 2. Voltage Reference VCOM is a signal ground of this chip. A 1μF ceramic capacitor connected to the VCOM pin eliminates the effects of high frequency noise. It should be connected as close as possible to the VCOM pin. No load current is allowed to be drawn from the VCOM pin. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK4695. 3. Charge Pump 2.2μF±50% capacitors between the CP and CN pins, and the VEE and VSS3 pins should be low ESR ceramic capacitors. These capacitors must be connected as close as possible to the pins. No load current may be drawn from the VEE pin. 4. Analog Inputs The MIC input is single-ended. The input signal range scales with typ. (0.566 x AVDD) Vpp (@ MGAIN = +3dB), centered around the internal common voltage (typ. (0.5 x AVDD) V). Usually the input signal is AC coupled using a capacitor (1μF or less is recommended). The cut-off frequency is fc = 1/(2πRC). Connect a 1nF capacitor between each analog input and VSS1 for stabilized characteristics. 5. Analog Outputs The stereo line output A is centered on typ. (0.5 x AVDD) V. They (LOUTA/ROUTA pins) must be AC-coupled using a capacitor. The headphone output is single-ended and centered around VSS (0V). There is no need for AC coupling capacitors. The speaker outputs (SPP/SPN pins) are centered on SVDD/2 (typ.), and they should be connected directly to a speaker. There is no need for AC coupling capacitors. The stereo line outputs B (LOUTB/ROUTB pins) are centered on typ. (0.5 x AVDD) V. These pins must be AC-coupled using a capacitor. MS1463-E-00 2012/12 - 97 - [AK4695] CONTROL SEQUENCE ■ Clock Set up When ADC, DAC or Programmable filters are powered-up, the clocks must be supplied. Example: Power Supply PDN pin PMVCM bit Audio I/F Format: MSB justified (ADC and DAC) Input MCKI frequency: 256fs Sampling Frequency: 48kHz (1) (1) Power Supply & PDN pin = “L” Æ “H” (2) (3) (Addr:01H, D7) (2)Addr:00H, Data:22H (4) MCKI pin LRCK pin BCKI pin Input (3) Addr:01H, Data:ECH (4) Input MCKI, BCKI and LRCK input Figure 56. Clock Set Up Sequence <Example> (1) After Power Up, PDN pin “L” → “H”. “L” time of 1.5μs or more is needed to reset the AK4695. (2) Dummy Command (Addr: 00H, Data: 00H) must be executed (Sequential write is not available) before control registers are set. DIF1-0 and FS3-0 bits must be set during this period. (3) Power Up VCOM: PMVCM bit = “0” → “1” VCOM must first be powered-up before operating other blocks. Rise-up time of the VCOM pin is 2ms (max) when the external capacitance is 1μF. (4) The AK4695 starts normal operation after MCKI, LRCK and BCKI inputs. MS1463-E-00 2012/12 - 98 - [AK4695] ■ MIC Input Recording (4ch) Example: FS3-0 bits (Addr:00H, D3-0) 0010 Audio I/F Format: MSB justified (ADC & DAC) Sampling Frequency: 48kHz MIC AMP Gain: +21dB MIC Power A, B: Output ALC setting: Refer to Table ** ALCx: Enable 0010 (1) Addr:00H, Data:22H (1) PMMPA/B bit (Addr:19H, D7-6) (2) MIC Gain Control (Addr:04H, 05H) (2) Addr:19H, Data:C0H >1059/fs 22H (3) Addr:04H, 05H Data: CCH CCH (3) MIC Signal Select (Addr:10H) (4) Addr:10H, Data: xxH 00H xxH (4) ALC Setting (Addr:09H, 14H, 15H) (5) Addr:09H, 14H, 15H, Data:xxH xxH xxH (6) Addr:17H, Data:F0H (5) ALC Enable (Addr:17H) 00H F0H 00H (6) ALC State ALC Disable ALC Enable (7) ALC Disable (10) PMADCx bits (Addr:19H, D4, D3-0) (8) Addr:1AH, Data:1FH Recording (9) Addr:1AH, Data:00H (9) (8) PMDSP bit PMPFILx bits (Addr:1AH, D4, D3-0) ADC Output Data (7) Addr:19H, Data:DFH (11) (10) Addr:19H, Data:C0H 1059/fs “L” Output Initialize Normal State “L” Output (11) Addr:17H, Data:00H Figure 57. 4ch MIC Input Sequence (MIC Recording: MICINxL/R → MICx → ADC → ALC → Audio I/F → SDTO1/2) <Example> This sequence is an example of ALC setting at fs=44.1kHz. For changing the parameter of ALC, please refer to “Registers Set-up Sequence in ALC Operation (recording path)”. At first, clocks should be supplied according to “Clock Set Up” sequence. (1) Set up the sampling frequency (FS3-0 bits). MIC, ADC and Programmable Filter must be powered-up in consideration of VCOM rise time after the sampling frequency is changed. (2) Power up the MIC power supply A and B: PMMPA = PMMPB bits = “0” → “1” (3) Set up MIC Gain (Addr: 04H, 05H) (4) Set up MIC input selector (Addr: 10H) (5) Set up REF value of ALC (Addr: 09H), and ALC Mode (Addr: 14H, 15H) (6) Enable ALC (Addr: 17H): ALCx bits = “0” → “1” (7) Power up ADC: PMADx bits = “0” → “1” MMODE bit must be set to “1”. The initialization cycle time of ADC is 1059/fs=22ms @ fs=48kHz, ADRST bit = “0”. The ADC outputs “0” data during the initialization cycle. (8) Power up Programmable Filter: PMDSP = PMPFILx bits = “0”→“1” ALC starts operation from the setting value of IVOL. (9) Power down Programmable Filter: PMDSP = PMPFILx bits = “1”→“0” (10) Power down ADC: PMADx bits = “1” → “0” ALC function is disabled. ALCx bits should be set to “0” (Manual Mode) or ADC should be powered down when changing the sampling frequency and ALC setting. By setting PMADx bits to “0”, the digital volume input gain setting (IVx7-0 bits) is not reset and the ALC will operate with this setting value when the ADC is powered up again. (11) ALC Disable: ALCx bits = “1” → “0” MS1463-E-00 2012/12 - 99 - [AK4695] ■ Stereo Line Input Recording Example: FS3-0 bits (Addr:00H, D3-0) Audio I/F Format: MSB justified Sampling Frequency: 48kHz MIC AMP Gain: +6dB ALC: Off 0010 0010 (1) Addr:00H, Data:22H (1) MIC Gain Control (Addr:04H) 22H (2) Addr:04H, Data: 22H 22H (2) Input Signal Select (Addr:10H, D3-0) (3) Addr:10H, Data: 0AH 0000 1010 (4) Addr:19H, Data:53H (3) (8) (4) PMADC1-0 bits (5) Addr:1AH, Data:13H (Addr:19H, D1-0) (6) PMMPA bit (6) Addr:19H, Data:13H (Addr:19H, D6) (5) PMDSP bit PMPFIL1-0 bits (Addr:1AH, D4, D1-0) ADC Output Data Recording (7) (7) Addr:1AH, Data:00H >1059/fs “L” Output Initialize Normal State “L” Output (8) Addr:19H, Data:00H Figure 58. Stereo Line Input Recording Sequence (Line Input Recording: AUXINL/R → ADC1 → Programmable Filter → Audio I/F → SDTO1) <Example> At first, clocks should be supplied according to “Clock Set Up” sequence. (1) Set up a sampling frequency (FS3-0 bits). ADC and Programmable Filter must be powered-up in consideration of VCOM rise time. (2) Set up MIC gain (Addr: 04H) (3) Set up MIC input selector (Addr: 10H) (4) Power up ADC1 and MIC power supply A: PMMPA = PMAD1-0 bits = “0” → “1” MMODE bit must be set to “1”. The initialization cycle time of ADC is 1059/fs=22ms @ fs=48kHz, ADRST bit = “0”. The ADC outputs “0” data during the initialization cycle. (5) Power up Programmable Filter: PMDSP = PMPFIL1-0 bits = “0”→“1” (6) Power down MIC power supply A: PMMPA bit = “1” → “0” Power down the MIC power supply A after the initialization cycle of ADC1 (1059/fs) is finished. (7) Power down Programmable Filter: PMDSP = PMPFIL1-0 bits = “1”→“0” (8) Power down ADC1: PMAD1-0 bits = “1” → “0” MS1463-E-00 2012/12 - 100 - [AK4695] ■ Headphone-Amp Output FS3-0 bits (Addr:00H, D3-0) XXXX 0010 Example: Audio I/F Format: MSB justified Sampling Frequency: 48KHz Digital Volume B: -10dB Programmable Filter, DRC: OFF (1) DACAST bit (Addr:02H, D3) (2) DALB7-0 bits (Addr:0FH) (1) Addr:00H, Data:22H 84H 70H (2) Addr:02H, Data:88H (3) DAC Path (Addr:12H) 32H 12H (3) Addr:0FH, Data:70H (4) (4) Addr:12H, Data:12H PMDACB bit (Addr:1BH, D1) (5) (6) (5) Addr:1BH, Data:12H PMHPL/R bits (Addr:1BH, D5-4) HPL pin HPR pin Playback max. 26ms (6) Addr:1BH, Data:00H Figure 59. Headphone-Amp Output Sequence <Example> At first, clocks should be supplied according to “Clock Set Up” sequence. (1) Set up the sampling frequency (FS3-0 bits). Headphone-Amp and DACB must be powered-up in consideration of VCOM rise up time. (2) Set up the stabilization of Headphone-amp offset: DACAST bit = “0” Æ “1” (3) Set up the digital output volume B (Addr = 0FH) (4) Set up the path of SDTI → DACB → Headphone-Amp: DASEL1-0 bits = “00”, DRCENB bit = “1” → “0” (5) Power up DACB and Headphone-Amp: PMDACB = PMHPL = PMHPR bits = “0” → “1” When PMHP bits= “1”, the charge pump circuit is powered-up. The power-up time of Headphone-Amp block is 26ms (max) (6) Power down DACB and Headphone-Amp: PMDAC = PMHPL = PMHPR bits = “1” Æ “0” MS1463-E-00 2012/12 - 101 - [AK4695] ■ Speaker-Amp Output Example: FS3-0 bits (Addr:00H, D3-0) xxxx Audio I/F Format: MSB justified Sampling Frequency:48KHz Digital Volume B: -10dB DRC: Enable Programmable Filter OFF 0010 (1) SPKG1-0 bits (Addr:03H, D6-)5 DVLB7-0 bits (Addr:0FH) DAC Path (Addr:12H) DRC Control (Addr:31H-6EH) DRC State 00 (1) Addr:00H, Data:22H 11 (2) 84H (2) Addr:03H, Data:60H 70H (3) 32H (3) Addr:0FH, Data:70H 72H (4) (9) 00H (4) Addr:12H, Data:72H xxH (5) (5) Addr:31H-6EH, Data:xxH DRC Disable DRC Enable DRC Disable (10) (6) Addr:1AH, Data:80H Addr:1BH, Data:06H PMDRC bit (Addr:1AH, D7) PMDACB bit PMSPLO bit (7) Addr:02H, Data:04H (6) Playback (Addr:1BH, D2-1) > 1 ms SPPSN bit (Addr:02H, D2) SPP pin SPN pin Hi-Z Hi-Z (8) Addr:02H, Data:00H (8) (7) Normal Output SVDD/2 Normal Output SVDD/2 Hi-Z Hi-Z (9) Addr:12H, Data:32H (10) Addr:1AH, Data:00H Addr:1BH, Data:00H Figure 60. Speaker-Amp Output Sequence <Example> At first, clocks must be supplied according to “Clock Set Up” sequence (1) Set up the sampling frequency (FS3-0 bits). DAC and Speaker-Amp must be powered-up in consideration of VCOM rise time. (2) Set up SPK-Amp Gain: SPKG1-0 bits = “00” → “11” (3) Set up Digital Output Volume B (Addr = 0FH) (4) Set up the path of SDTI → DRC → DACB → SPK-Amp: DASEL1-0 bits = “00”, DACS bit = “0” → “1”, DRCENB bit = “1” (5) Set up DRC Control (Addr = 31H ~ 6EH) (6) Power up DACB, DRC and SPK-Amp: PMDACB = PMDRC = PMSPLO bits = “0” → “1” (7) Exit SPK-Amp power save mode: SPPSN bit = “0” → “1” (8) Enter SPK-Amp power save mode: SPPSN bit = “1” → “0” (9) Set up the path of SDTI → DRC → DACB → SPK-Amp: DACS bit = “1” → “0” (10) Power down DAC, DRC and SPK-Amp: PMDACB = PMDRC = PMSPLO bits = “1” → “0” MS1463-E-00 2012/12 - 102 - [AK4695] ■ Stereo Line Output Example: FS3-0 bits (Addr:00H, D3-0) xxxx Audio I/F Format: MSB justified (ADC & DAC) Sampling Frequency: 48kHz Digital Volume B: −10dB 0010 (1) Addr:00H, Data:22H (1) LVOL bit (Addr:03H, D4) DVLA7-0 bits (Addr:0EH) DAC Path (Addr:12H) 0 (2) Addr:03H, Data:10H 1 (2) (3) Addr:0EH, Data:70H 84H 70H (4) Addr:12H, Data:22H (3) 32H (5) Addr:13H, Data:02H 22H (6) Addr:1BH, Data:09H (4) LOPSA bit (7) Addr:13H, Data:00H (Addr:13H, D1) PMDACA bit PMLO bit (Addr:1BH, D3,D0) LOUTA pin ROUTA pin (5) (7) (8) (10) Playback (6) >300 ms (9) Normal Output >300 ms (8) Addr:13H, Data:02H (9) Addr:1BH, Data:00H (10) Addr:09H, Data:00H Figure 61. Stereo Lineout Sequence (Lineout Playback: SDTI → DVLA → DACA → LOUTA/ROUTA) <Example> At first, clocks should be supplied according to “Clock Set Up” sequence. (1) Set up the sampling frequency (FS3-0 bits). DAC and Stereo Line-Amp must be powered-up in consideration of VCOM rise time. (2) Set up Stereo Line-Amp A Volume: LVOL bit = “0” → “1” (3) Set up Digital Output Volume A (Addr: 0EH) (4) Set up the path of SDTI → DACA → Stereo Line-Amp A: DASEL1-0 bits = “00”, DRCENA bit = “0” → “1” (5) Enter Stereo Line-Amp A power save mode: LOPSA bit = “0” → “1” (6) Power up DAC and Stereo Line-Amp A: PMDACA = PMLO bits = “0” → “1” When PMLO bit is set to “1”, LOUTA and ROUTA pins rise up to the VCOM voltage. The rise time is 300ms (max.) when C=1μF and AVDD=2.8V. (7) Exit Stereo Line-Amp A power save mode: LOPSA bit = “1” → “0” LOPSA bit should be set after LOUTA and ROUTA pins rise up. LPUTA and ROUTA pins start outputting sound data after this setting. (8) Enter Stereo Line-Amp A power save mode: LOPSA bit: “0” → “1” (9) Power down DAC and Stereo Line-Amp A: PMDACA = PMLO bits = “1” → “0” When PMLO bit is set to “0”, LOUTA and ROUTA pins fall down to the VSS voltage. The fall time is 300ms (max.) when C=1μF and AVDD=2.8V. (10) Exit Stereo Line-Amp A power save mode: LOPSA bit = “1” → “0” LOPSA bit should be set to “0” after LOUT and ROUT pins fall down. MS1463-E-00 2012/12 - 103 - [AK4695] ■ Stop of Clock (1) MCKI Input Example (1) BCKI Input LRCK Input Audio I/F Format:MSB justified(ADC & DAC) Input MCKI frequency:256fs Sampling Frequency:48kHz (1) (1) Stop the external clocks Figure 62. Clock Stopping Sequence <Example> (1) Stop external clocks. ■ Power Down Power supply current can be shut down (typ. 50μA) by stopping clocks and setting PMVCM bit = “0” after all blocks except for VCOM are powered down. It can also be shut down (typ. 0μA) by stopping clocks and setting the PDN pin = “L”. When the PDN pin = “L”, all registers are initialized. MS1463-E-00 2012/12 - 104 - [AK4695] PACKAGE 42-pin CSP Top View Bottom View A 3.46 ± 0.03 B 0.5 0.025 0.5 6 2.96 ± 0.03 5 4 3 2 1 C G 0.623 ± 0.036 0.238± 0.03 A 0.385 ± 0.016 1 F E D C 42 x φ0.317 ± 0.03 B A φ0.015 M C A B φ0.005 M C 0.03 C (Unit: mm) ■ Material & Lead finish Package material: Epoxy resin, Halogen (Br and Cl) free Solder ball material: SnAgCu MS1463-E-00 2012/12 - 105 - [AK4695] MARKING 4695 XXXX A1 XXXX: Date code (4 digit) Pin #A1 indication MS1463-E-00 2012/12 - 106 - [AK4695] REVISION HISTORY Date (YY/MM/DD) 12/12/05 Revision 00 Reason First Edition Page/Line Contents IMPORTANT NOTICE z These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products. z Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein. z Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. z AKM products are neither intended nor authorized for use as critical componentsNote1) in any safety, life support, or other hazard related device or systemNote2), and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here: Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. z It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification. MS1463-E-00 2012/12 - 107 -