Si7115DN Vishay Siliconix P-Channel 150 V (D-S) MOSFET FEATURES PRODUCT SUMMARY VDS (V) - 150 RDS(on) () ID (A) 0.295 at VGS = - 10 V - 8.9e 0.315 at VGS = - 6 V - 8.6e Qg (Typ.) 23.2 nC PowerPAK 1212-8 • Halogen-free According to IEC 61249-2-21 Definition • TrenchFET® Power MOSFET • Low Thermal Resistance PowerPAK® Package with Small Size and Low 1 mm Profile • 100 % Rg and UIS Tested • Compliant to RoHS Directive 2002/95/EC APPLICATIONS S 3.30 mm 3.30 mm 1 S 2 • Active Clamp in Intermediate DC/DC Power Supplies • H-Bridge High Side Switch for Lighting Application S 3 G 4 S D 8 D 7 D 6 D G 5 Bottom View Ordering Information: Si7115DN-T1-E3 (Lead (Pb)-free) Si7115DN-T1-GE3 (Lead (Pb)-free and Halogen-free) P-Channel MOSFET D ABSOLUTE MAXIMUM RATINGS (TA = 25 °C, unless otherwise noted) Parameter Drain-Source Voltage Gate-Source Voltage Symbol VDS VGS TC = 25 °C TC = 70 °C TA = 25 °C TA = 70 °C Continuous Drain Current (TJ = 150 °C) ID IDM Pulsed Drain Current Continuous Source-Drain Diode Current TC = 25 °C TA = 25 °C IS Avalanche Current Single-Pulse Avalanche Energy L = 0.1 mH IAS EAS Maximum Power Dissipation TC = 25 °C TC = 70 °C TA = 25 °C TA = 70 °C PD Operating Junction and Storage Temperature Range TJ, Tstg Limit - 150 ± 20 - 8.9 - 7.1 Unit V - 2.3a, b - 1.9a, b - 15 - 13 A - 3a, b 15 11.25 52 33 mJ 3.7a, b 2.4a, b - 50 to 150 260 W °C Soldering Recommendations (Peak Temperature) Notes: a. Surface mounted on 1" x 1" FR4 board. b. t = 10 s. c. See solder profile (www.vishay.com/ppg?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection. d. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components. e. Based on TC = 25 °C. c, d Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 www.vishay.com 1 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Si7115DN Vishay Siliconix THERMAL RESISTANCE RATINGS Parameter Symbol RthJA RthJC t 10 s Steady State Maximum Junction-to-Ambienta, b Maximum Junction-to-Case (Drain) Typical 26 1.9 Maximum 33 2.4 Unit °C/W Notes: a. Surface mounted on 1" x 1" FR4 board. b. Maximum under steady state conditions is 81 °C/W. SPECIFICATIONS (TJ = 25 °C, unless otherwise noted) Parameter Symbol Test Conditions Min. VDS VGS = 0 V, ID = - 250 µA - 150 Typ. Max. Unit Static Drain-Source Breakdown Voltage VDS Temperature Coefficient VDS/TJ VGS(th) Temperature Coefficient VGS(th)/TJ ID = - 250 µA Gate-Source Threshold Voltage VGS(th) VDS = VGS, ID = - 250 µA Gate-Source Leakage IGSS VDS = 0 V, VGS = ± 20 V Zero Gate Voltage Drain Current IDSS On-State Drain Currenta ID(on) Drain-Source On-State Resistancea RDS(on) Forward Transconductancea Dynamicb Input Capacitance Ciss Output Capacitance Coss Reverse Transfer Capacitance Crss Total Gate Charge Qg Gate-Source Charge Qgs Gate-Drain Charge Qgd Gate Resistance Rg gfs tr Rise Time td(off) Turn-Off DelayTime Fall Time Turn-On Delay Time V nA VDS = - 150 V, VGS = 0 V -1 - 10 VDS - 5 V, VGS = - 10 V VGS = - 10 V, ID = - 4 A -8 µA A 0.245 0.295 VGS = - 6 V, ID = - 3 A 0.260 0.315 VDS = - 15 V, ID = 4 A 12 S 1190 VDS = - 50 V, VGS = 0 V, f = 1 MHz 61 pF 42 VDS = - 75 V, VGS = - 10 V, ID = - 3 A VDS = - 75 V, VGS = - 6 V, ID = - 3 A 27.5 42 23.2 35 5.4 nC 8.4 f = 1 MHz VDD = - 75 V, RL = 25 ID - 3 A, VGEN = - 6 V, Rg = 1 1.3 6.1 9.2 20 30 95 145 38 60 51 td(on) 11 18 VDD = - 75 V, RL = 25 ID - 3 A, VGEN = - 10 V, Rg = 1 tf Fall Time -4 ± 100 34 td(off) Turn-Off DelayTime -2 tf tr Rise Time mV/°C - 6.6 VDS = - 150 V, VGS = 0 V, TJ = 55 °C td(on) Turn-On Delay Time V - 165 28 42 52 78 35 53 ns Drain-Source Body Diode Characteristics Continuous Source-Drain Diode Current a Pulse Diode Forward Current Body Diode Voltage IS TC = 25 °C - 13 ISM VSD Body Diode Reverse Recovery Time trr Body Diode Reverse Recovery Charge Qrr Reverse Recovery Fall Time ta Reverse Recovery Rise Time tb - 15 IS = - 3 A IF = - 4 A, dI/dt = 100 A/µs, TJ = 25 °C A - 0.8 - 1.2 V 65 90 ns 180 270 nC 45 20 ns Notes: a. Pulse test; pulse width 300 µs, duty cycle 2 %. b. Guaranteed by design, not subject to production testing. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. www.vishay.com 2 Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Si7115DN Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) 2.0 20 VGS = 10 thru 6 V 1.6 I D - Drain Current (A) I D - Drain Current (A) 16 5V 12 8 1.2 TC = 125 °C 0.8 0.4 4 25 °C 4V - 55 °C 0.0 0 0 2 4 6 8 0 10 1 2 Output Characteristics 4 5 6 Transfer Characteristics 0.6 1700 0.5 1360 C - Capacitance (pF) R DS(on) - On-Resistance (Ω) 3 VGS - Gate-to-Source Voltage (V) VDS - Drain-to-Source Voltage (V) 0.4 VGS = 6 V 0.3 Ciss 1020 680 VGS = 10 V 340 0.2 Coss 0 0.1 0 4 8 12 16 Crss 0 20 20 60 80 VDS - Drain-to-Source Voltage (V) On-Resistance vs. Drain Current and Gate Voltage Capacitance 10 100 2.2 R DS(on) - On-Resistance (Normalized) ID = 3 A VGS - Gate-to-Source Voltage (V) 40 ID - Drain Current (A) 8 VDS = 250 V 6 VDS = 100 V 4 VDS = 75 V 2 0 0 6 12 18 Qg - Total Gate Charge (nC) Gate Charge Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 24 30 ID = 4 A 1.9 VGS = 10 V 1.6 VGS = 6 V 1.3 1.0 0.7 0.4 - 50 - 25 0 25 50 75 100 125 150 TJ - Junction Temperature (°C) On-Resistance vs. Junction Temperature www.vishay.com 3 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Si7115DN Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) 2.0 TJ = 150 °C 10 R DS(on) - Drain-to-Source On-Resistance (Ω) IS - Source Current (A) 100 25 °C 1 1.6 1.2 0.8 125 °C 0.4 25 °C 0.0 0.1 0.00 0.3 0.6 0.9 1.2 0 1.5 1 2 3 4 5 6 7 8 9 10 VSD - Source-to-Drain Voltage (V) VGS - Gate-to-Source Voltage (V) Source-Drain Diode Forward Voltage On-Resistance vs. Gate-to-Source Voltage 1.0 50 0.7 40 Power (W) VGS(th) (V) ID = 250 µA 0.4 ID = 5 mA 0.1 - 0.2 20 10 - 0.5 - 50 30 - 25 0 25 50 75 100 125 0 0.01 150 TJ - Temperature (°C) 0.1 1 Time (s) 10 100 Threshold Voltage Single Pulse Power, Junction-to-Ambient 100 Limited by R DS(on) * 100 *Limited by rDS(on DS(on)) 10 I D – Drain Current (A) I D - Drain Current (A) 10 1 1 mss 10 ms ms 100 ms ms 1s 10 s dc 1 0.1 1 ms TA = 25 °C Sin le Pulsee Single 0.01 0.01 0.0 0.1 *VGSS 0.1 1 10 100 10 ms VDSS – Drain-to-Source Voltage oltage (V) (V) minimum VGSS at which rDS(on DS(on)) is specified 100 ms TA = 25 °C Single Pulse 0.01 0.1 * VGS 1s 10 s DC 1 10 100 1000 VDS - Drain-to-Source Voltage (V) minimum VGS at which R DS(on) is specified Safe Operating Area, Junction-to-Ambient www.vishay.com 4 Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Si7115DN Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) 10 ID - Drain Current (A) 8 6 4 2 0 0 25 50 75 100 125 150 TC - Case Temperature (°C) 65 2.0 52 1.6 39 1.2 Power (W) Power (W) Current Derating* 26 13 0.8 0.4 0 0.0 0 25 50 75 100 125 150 0 25 50 75 100 125 TC - Case Temperature (°C) TC - Case Temperature (°C) Power, Junction-to-Case Power, Junction-to-Ambient 150 * The power dissipation PD is based on TJ(max) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit. Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 www.vishay.com 5 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Si7115DN Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) 1 Normalized Effective Transient Thermal Impedance Duty Cycle = 0.5 0.2 0.1 Notes: 0.1 PDM 0.05 0.02 t1 t2 1. Duty Cycle, D = Single Pulse 4. Surface Mounted t1 t2 2. Per Unit Base = RthJA = 65 °C 3. TJM – T = PDMZthJA(t) 0.01 10-4 10-3 10-2 10-1 1 Square Wave Pulse Duration (s) 10 100 1000 Normalized Thermal Transient Impedance, Junction-to-Ambient 1 Normalized Effective Transient Thermal Impedance Duty Cycle = 0.5 0.2 0.1 0.1 0.05 0.02 Single Pulse 0.01 10 -4 10-3 10-2 Square Wave Pulse Duration (s) 10-1 1 Normalized Thermal Transient Impedance, Junction-to-Foot Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73864. www.vishay.com 6 Document Number: 73864 S11-1908-Rev. C, 26-Sep-11 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Package Information Vishay Siliconix D4 PowerPAK® 1212-8, (SINGLE/DUAL) W H E2 E4 L K M θ e 1 Z D5 D D2 2 2 D1 8 1 5 4 θ 4 b 3 L1 E3 A1 Backside View of Single Pad H 2 E1 E Detail Z 1 D1 2 K1 Notes: 1. Inch will govern 2 D2 Dimensions exclusive of mold gate burrs 3. Dimensions exclusive of mold flash and cutting burrs L K E2 E4 D2 D3(2x) D4 c A H 3 4 b θ D5 θ E3 Backside View of Dual Pad MILLIMETERS INCHES DIM. MIN. NOM. MAX. MIN. NOM. A 0.97 1.04 1.12 0.038 0.041 MAX. 0.044 A1 0.00 - 0.05 0.000 - 0.002 b 0.23 0.30 0.41 0.009 0.012 0.016 0.013 c 0.23 0.28 0.33 0.009 0.011 D 3.20 3.30 3.40 0.126 0.130 0.134 D1 2.95 3.05 3.15 0.116 0.120 0.124 D2 1.98 2.11 2.24 0.078 0.083 0.088 D3 0.48 - 0.89 0.019 - 0.035 D4 0.47 TYP. D5 2.3 TYP. 0.0185 TYP. 0.090 TYP. E 3.20 3.30 3.40 0.126 0.130 0.134 E1 2.95 3.05 3.15 0.116 0.120 0.124 E2 1.47 1.60 1.73 0.058 0.063 0.068 E3 1.75 1.85 1.98 0.069 0.073 0.078 0.34 TYP. E4 0.013 TYP. e 0.65 BSC 0.026 BSC K 0.86 TYP. 0.034 TYP. K1 0.35 - - 0.014 - - H 0.30 0.41 0.51 0.012 0.016 0.020 L 0.30 0.43 0.56 0.012 0.017 0.022 L1 0.06 0.13 0.20 0.002 0.005 0.008 θ 0° - 12° 0° - 12° W 0.15 0.25 0.36 0.006 0.010 0.014 M 0.125 TYP. 0.005 TYP. ECN: S10-0951-Rev. J, 03-May-10 DWG: 5882 Document Number: 71656 Revison: 03-May-10 www.vishay.com 1 AN822 Vishay Siliconix PowerPAK® 1212 Mounting and Thermal Considerations Johnson Zhao MOSFETs for switching applications are now available with die on resistances around 1 mΩ and with the capability to handle 85 A. While these die capabilities represent a major advance over what was available just a few years ago, it is important for power MOSFET packaging technology to keep pace. It should be obvious that degradation of a high performance die by the package is undesirable. PowerPAK is a new package technology that addresses these issues. The PowerPAK 1212-8 provides ultra-low thermal impedance in a small package that is ideal for space-constrained applications. In this application note, the PowerPAK 1212-8’s construction is described. Following this, mounting information is presented. Finally, thermal and electrical performance is discussed. THE PowerPAK PACKAGE The PowerPAK 1212-8 package (Figure 1) is a derivative of PowerPAK SO-8. It utilizes the same packaging technology, maximizing the die area. The bottom of the die attach pad is exposed to provide a direct, low resistance thermal path to the substrate the device is mounted on. The PowerPAK 1212-8 thus translates the benefits of the PowerPAK SO-8 into a smaller package, with the same level of thermal performance. (Please refer to application note “PowerPAK SO-8 Mounting and Thermal Considerations.”) The PowerPAK 1212-8 has a footprint area comparable to TSOP-6. It is over 40 % smaller than standard TSSOP-8. Its die capacity is more than twice the size of the standard TSOP-6’s. It has thermal performance an order of magnitude better than the SO-8, and 20 times better than TSSOP-8. Its thermal performance is better than all current SMT packages in the market. It will take the advantage of any PC board heat sink capability. Bringing the junction temperature down also increases the die efficiency by around 20 % compared with TSSOP-8. For applications where bigger packages are typically required solely for thermal consideration, the PowerPAK 1212-8 is a good option. Both the single and dual PowerPAK 1212-8 utilize the same pin-outs as the single and dual PowerPAK SO-8. The low 1.05 mm PowerPAK height profile makes both versions an excellent choice for applications with space constraints. PowerPAK 1212 SINGLE MOUNTING To take the advantage of the single PowerPAK 1212-8’s thermal performance see Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 single in the index of this document. In this figure, the drain land pattern is given to make full contact to the drain pad on the PowerPAK package. This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in2 of will yield little improvement in thermal performance. Figure 1. PowerPAK 1212 Devices Document Number 71681 03-Mar-06 www.vishay.com 1 AN822 Vishay Siliconix PowerPAK 1212 DUAL To take the advantage of the dual PowerPAK 1212-8’s thermal performance, the minimum recommended land pattern can be found in Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs. Click on the PowerPAK 1212-8 dual in the index of this document. The gap between the two drain pads is 10 mils. This matches the spacing of the two drain pads on the PowerPAK 1212-8 dual package. This land pattern can be extended to the left, right, and top of the drawn pattern. This extension will serve to increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the PC board and therefore to the ambient. Note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions of board configuration, copper weight, and layer stack, experiments have found that adding copper beyond an area of about 0.3 to 0.5 in2 of will yield little improvement in thermal performance. ture profile used, and the temperatures and time duration, are shown in Figures 2 and 3. For the lead (Pb)-free solder profile, see http://www.vishay.com/ doc?73257. REFLOW SOLDERING Vishay Siliconix surface-mount packages meet solder reflow reliability requirements. Devices are subjected to solder reflow as a preconditioning test and are then reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow tempera- Ramp-Up Rate + 6 °C /Second Maximum Temperature at 155 ± 15 °C 120 Seconds Maximum Temperature Above 180 °C 70 - 180 Seconds Maximum Temperature 240 + 5/- 0 °C Time at Maximum Temperature 20 - 40 Seconds Ramp-Down Rate + 6 °C/Second Maximum Figure 2. Solder Reflow Temperature Profile 10 s (max) 210 - 220 °C 3 ° C/s (max) 4 ° C/s (max) 183 °C 140 - 170 °C 50 s (max) 3° C/s (max) 60 s (min) Pre-Heating Zone Reflow Zone Maximum peak temperature at 240 °C is allowed. Figure 3. Solder Reflow Temperatures and Time Durations www.vishay.com 2 Document Number 71681 03-Mar-06 AN822 Vishay Siliconix TABLE 1: EQIVALENT STEADY STATE PERFORMANCE Package SO-8 TSSOP-8 TSOP-8 PPAK 1212 PPAK SO-8 Configuration Single Dual Single Dual Single Dual Single Dual Single Dual Thermal Resiatance RthJC(C/W) 20 40 52 83 40 90 2.4 5.5 1.8 5.5 PowerPAK 1212 Standard SO-8 49.8 °C 2.4 °C/W Standard TSSOP-8 85 °C 20 °C/W TSOP-6 149 °C 52 °C/W 125 °C 40 °C/W PC Board at 45 °C Figure 4. Temperature of Devices on a PC Board THERMAL PERFORMANCE Introduction Spreading Copper A basic measure of a device’s thermal performance is the junction-to-case thermal resistance, Rθjc, or the junction to- foot thermal resistance, Rθjf. This parameter is measured for the device mounted to an infinite heat sink and is therefore a characterization of the device only, in other words, independent of the properties of the object to which the device is mounted. Table 1 shows a comparison of the PowerPAK 1212-8, PowerPAK SO-8, standard TSSOP-8 and SO-8 equivalent steady state performance. By minimizing the junction-to-foot thermal resistance, the MOSFET die temperature is very close to the temperature of the PC board. Consider four devices mounted on a PC board with a board temperature of 45 °C (Figure 4). Suppose each device is dissipating 2 W. Using the junction-to-foot thermal resistance characteristics of the PowerPAK 1212-8 and the other SMT packages, die temperatures are determined to be 49.8 °C for the PowerPAK 1212-8, 85 °C for the standard SO-8, 149 °C for standard TSSOP-8, and 125 °C for TSOP-6. This is a 4.8 °C rise above the board temperature for the PowerPAK 1212-8, and over 40 °C for other SMT packages. A 4.8 °C rise has minimal effect on rDS(ON) whereas a rise of over 40 °C will cause an increase in rDS(ON) as high as 20 %. Designers add additional copper, spreading copper, to the drain pad to aid in conducting heat from a device. It is helpful to have some information about the thermal performance for a given area of spreading copper. Figure 5 and Figure 6 show the thermal resistance of a PowerPAK 1212-8 single and dual devices mounted on a 2-in. x 2-in., four-layer FR-4 PC boards. The two internal layers and the backside layer are solid copper. The internal layers were chosen as solid copper to model the large power and ground planes common in many applications. The top layer was cut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken. The results indicate that an area above 0.2 to 0.3 square inches of spreading copper gives no additional thermal performance improvement. A subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. No significant effect was observed. Document Number 71681 03-Mar-06 www.vishay.com 3 AN822 Vishay Siliconix 130 105 Spreading Copper (sq. in.) Spreading Copper (sq. in.) 120 95 110 100 RthJ A (°C/W) RthJA (°C/W) 85 75 65 90 80 50 % 100 % 70 100 % 55 0% 60 50 % 0% 50 45 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 Figure 5. Spreading Copper - Si7401DN Figure 6. Spreading Copper - Junction-to-Ambient Performance CONCLUSIONS As a derivative of the PowerPAK SO-8, the PowerPAK 1212-8 uses the same packaging technology and has been shown to have the same level of thermal performance while having a footprint that is more than 40 % smaller than the standard TSSOP-8. Recommended PowerPAK 1212-8 land patterns are provided to aid in PC board layout for designs using this new package. The PowerPAK 1212-8 combines small size with attractive thermal characteristics. By minimizing the thermal rise above the board temperature, PowerPAK simplifies thermal design considerations, allows the device to run cooler, keeps rDS(ON) low, and permits the device to handle more current than a same- or larger-size MOSFET die in the standard TSSOP-8 or SO-8 packages. www.vishay.com 4 Document Number 71681 03-Mar-06 Application Note 826 Vishay Siliconix RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single 0.152 (3.860) 0.039 0.068 (0.990) (1.725) 0.010 (0.255) (2.390) 0.094 0.088 (2.235) 0.016 (0.405) 0.026 (0.660) 0.025 0.030 (0.635) (0.760) Recommended Minimum Pads Dimensions in Inches/(mm) Return to Index Return to Index APPLICATION NOTE Document Number: 72597 Revision: 21-Jan-08 www.vishay.com 7 Legal Disclaimer Notice www.vishay.com Vishay Disclaimer ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer’s technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners. Material Category Policy Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant. Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU. Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards. Revision: 02-Oct-12 1 Document Number: 91000