BU2500FV / BU2501FV Optical disc ICs 8bit 12-channel D/A converter BU2500FV / BU2501FV BU2500FV / BU2501FV is a 12ch high-performance 8bit D/A converter which adopts the R-2R system. The BU2500FV utilizes a 5V supply voltage and the BU2501FV a 3V. Each channel output incorporates a Rail to Rail output type buffer amplifier. Three wire serial data input and cascade connection is possible. Small package (0.65mm pitch and 20pin) is adopted. zApplications CD-R, CD-RW, DVC, Digital camera and industrial equipment zFeatures 1) High-performance 8bit 12-channel D/A converter adopting the R-2R system. 2) Output of each channel incorporates a Rail to Rail output type buffer amplifier. 3) Digital input compatible with TTL levels. 4) 12bit 3wire serial data input, cascade connection is possible. 5) Buffer amplifier of each channel is highly-stable. Prevents oscillation even with capacitance loads. zAbsolute maximum ratings (Ta=25°C) Parameter Symbol Limits Unit Supply voltage VCC −0.3~+6.0 V Upper reference voltage of D/A converter VDD −0.3~+6.0 V Input voltage VIN −0.3~+6.0 V VOUT −0.3~+6.0 Pd 400 Output voltage Power dissipation ∗ V mW Operating temperature Topr −25~+85 °C Storage temperature Tstg −55~+125 °C ∗ Reduced by 4mW for each increase in Ta of 1°C over 25°C. zRecommended operating conditions (Ta=25°C) Parameter Symbol Limits Unit Supply voltage (BU2500FV) VCC 4.5~5.5 V Supply voltage (BU2501FV) VCC 2.7~3.6 V 1/3 BU2500FV / BU2501FV Optical disc ICs zBlock diagram GND AO2 AO1 DI CLK LD Do AO12 AO11 Vcc 20 19 18 17 16 15 14 13 12 11 D/A D/A 12bit SHIFT REGISTER 8bit R-2R D/A CONVERTER D0 1 2 3 4 5 6 7 D/A D8 9 10 11 1 ch2 8bit Latch 8bit Latch ch3 12 L 4 8bit R-2R D/A CONVERTER ADDRESS DECODER L L 5 D/A L 6 D/A L 7 D/A L 8 D/A 11 L L 9 D/A L L 10 D/A D/A BUFFER OPERATIONAL AMPLIFIER 1 2 3 4 5 6 7 8 9 10 Vss (VrefL) AO3 AO4 AO5 AO6 AO7 AO8 AO9 AO10 VDD (VrefH) 2/3 BU2500FV / BU2501FV Optical disc ICs zPin descriptions Pin No. Pin name Analog / Digital I/O Function Circuit 1 Vss Analog − D/A converter lower reference voltage input terminal 5 2 Ao3 Analog O 8bit D/A converter output terminal (CH3) 3 3 Ao4 Analog O 8bit D/A converter output terminal (CH4) 3 4 Ao5 Analog O 8bit D/A converter output terminal (CH5) 3 5 Ao6 Analog O 8bit D/A converter output terminal (CH6) 3 6 Ao7 Analog O 8bit D/A converter output terminal (CH7) 3 7 Ao8 Analog O 8bit D/A converter output terminal (CH8) 3 8 Ao9 Analog O 8bit D/A converter output terminal (CH9) 3 9 Ao10 Analog O 8bit D/A converter output terminal (CH10) 3 10 VDD Analog − D/A converter upper reference voltage input terminal 4 11 Vcc − − Power supply terminal − 12 Ao11 Analog O 8bit D/A converter output terminal (CH11) 3 13 Ao12 Analog O 8bit D/A converter output terminal (CH12) 3 14 Do Digital O Terminal to output MSB data of 12-bit shift register 2 15 LD Digital I When H-level signal is input to this terminal, the value stored in 12-bit shift register is loaded in decoder and D/A converter output register. 1 16 CLK Digital I Shift clock input terminal. Input signal at DI pin is input to 12-bit shift register at rise of shift clock pulse 1 17 DI Digital I Serial data input terminal to input 12-bit long serial data 1 18 Ao1 Analog O 8bit D/A converter output terminal (CH1) 3 19 Ao2 Analog O 8bit D/A converter output terminal (CH2) 3 20 GND − − GND terminal − zExternal dimensions (Unit : mm) BU2500FV / BU2501FV 11 0.3Min. 6.4±0.3 1.15±0.1 4.4±0.2 0.1 6.5±0.2 20 1 10 0.15±0.1 0.65 0.22±0.1 0.1 SSOP-B20 3/3 Appendix Notes No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD. The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered. Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set. Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices. Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer. Products listed in this document use silicon as a basic material. Products listed in this document are no antiradiation design. The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of with would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance. About Export Control Order in Japan Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan. In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction. Appendix1-Rev1.0