UJA113x series
Buck/boost HS-CAN/(dual) LIN system basis chip
Rev. 1 — 11 June 2015
Product data sheet
1. General description
The UJA113x System Basis Chip (SBC) contains a fully integrated buck and boost
converter along with a number of features commonly found in the latest generation of
automotive Electronic Control Units (ECUs). It interfaces directly with CAN and LIN bus
lines, supplies the microcontroller, handles input and output signals and supports fail-safe
features including a watchdog and advanced ‘limp home’ functionality configurable via
non-volatile memory. The UJA113x is available in number of variants as detailed in
Section 3.
To satisfy the demand for SBCs that operate at low battery supply voltages and feature
low power dissipation, a switched mode power supply (SMPS) with automatic down (Buck
mode) or up conversion (Boost mode) has been integrated into the UJA113x. In Boost
mode, the SMPS of the UJA1131 and UJA1132 variants can continue supplying a
microcontroller during dips in the battery voltage, ensuring uninterrupted operation. The
boost stage of the UJA1135 and the UJA1136 has limited output current capability, and is
suitable for supplying the memory in a microcontroller to prevent information being lost.
The SMPS requires only a single external coil and some capacitors but no separate
semiconductors.
The UJA113x implements the classic CAN physical layer as defined in the current
ISO11898 standard (-2:2003, -5:2007, -6:2013). Pending the release of the upcoming
version of ISO11898-2:201x including CAN FD, additional timing parameters defining loop
delay symmetry are included. This implementation enables reliable communication in the
CAN FD fast phase at data rates up to 2 Mbit/s.
The UJA113xFD/x variants support ISO 11898-6:2013 and ISO 11898-2:201x compliant
CAN partial networking with a selective wake-up function incorporating CAN FD-passive.
CAN FD-passive is a feature that allows CAN FD bus traffic to be ignored in
Sleep/Standby mode. CAN FD-passive partial networking is the perfect fit for networks
that support both CAN FD and classic CAN communications. It allows normal CAN
controllers that do not need to communicate CAN FD messages to remain in partial
networking Sleep/Standby mode during CAN FD communication without generating bus
errors.
A number of configuration settings are stored in non-volatile memory. This makes it
possible to adapt the power-on and limp home behavior of the UJA113x to meet the
specific requirements of an application.
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
2. Features and benefits
2.1 General
Generic SBC functions:
Fully integrated buck-boost converter
5 V/3.3 V voltage regulator delivering up to 500 mA
Separate voltage regulator with optional protection against shorts to battery and
loss of module ground
CAN transceiver and up to two LIN transceivers
Two-channel battery monitoring with integrated A/D converter
Watchdog with Window and Timeout modes and on-chip oscillator
Serial Peripheral Interface (SPI) for communicating with the microcontroller
ECU power management system
Protected general-purpose high-voltage I/O pins configurable as high-side drivers
(HS), low-side drivers (LS) or wake-up inputs
Four internal PWM/pulse timers in derivatives containing high-voltage I/O pins
(see Table 1)
Designed for automotive applications:
Excellent ElectroMagnetic Compatibility (EMC) performance
6 kV ElectroStatic Discharge (ESD) protection according to the Human Body
Model (HBM) on the CAN/LIN bus pins
6 kV ElectroStatic Discharge protection according to IEC 61000-4-2 on the
CAN/LIN bus pins, the sensor supply output (VEXT) and the HVIO pins
40 V short-circuit proof CAN/LIN bus pins
Battery and CAN/LIN bus pins are protected against transients in accordance with
ISO 7637-3
Very low-current Standby and Sleep modes with full wake-up capability
Supports remote flash programming via the CAN-bus
Compact 10 mm 10 mm HTQFP48 package with low thermal resistance
Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)
compliant)
2.2 Integrated buck and boost converter (SMPS)
Buck and boost functions with a single external coil:
Automatic Buck or Boost mode selection depending on input voltage and output
load conditions
Boost function allows the UJA1131 and UJA1132 to operate at very low supply
voltages (e.g. 2 V; lowest achievable supply voltage depends on output load
conditions)
Boost function of the UJA1135 and UJA1136 can be used to supply the volatile
memory of a microcontroller down to battery voltages a low as 2 V.
Soft-start function
The SMPS functions as a pre-regulator for V1 and, optionally, V2:
Results in excellent load response at V1 and V2
Results in negligible ripple at V1 and V2 outputs
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
2 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Pre-regulator output voltage selectable via the SPI
The SMPS can be switched to Pass-through mode to ensure the lowest possible
current consumption with immediate full output current capability
The SMPS can be used to supply external loads directly:
e.g. as an energy-efficient supply for an LED chain
2.3 Low-drop voltage regulators (LDOs)
Main voltage regulator V1:
5 V or 3.3 V nominal output voltage (depending on the selected device)
500 mA output current capability
capable of 500 mA transient load current jump in Standby mode
Current limiting above 500 mA
On-resistance of less than 2
2 % accuracy
Undervoltage reset; selectable threshold on the 5 V version: 60 %, 70 %, 80 % or
90 % of nominal value (default detection and release at 90 %)
Excellent transient response with a small ceramic output capacitor
Short-circuit protection
Integrated clamp protects the microcontroller by maintaining the output voltage
below 6 V, even when reverse currents of up to 50 mA are injected
Turned off in Sleep mode
Auxiliary voltage regulator V2 with configurable output stage:
5 V nominal output voltage
2 % accuracy (1.5 % up to 5 mA output current)
Excellent transient response with a small ceramic output capacitor
Short-circuit protection
Current limiting above 100 mA
Configurable as supply for on-board loads
Configurable as supply for off-board loads (‘sensor supply’); protected against
shorts to GND and battery; loss-of-ground proof; high ESD robustness
2.4 CAN transceiver
ISO 11898-2:201x (upcoming merged ISO 11898-2/5/6) compliant 1 Mbit/s high-speed
CAN transceiver supporting CAN FD active communication up to 2 Mbit/s in the CAN
FD data field
Autonomous bus biasing according to ISO 11898-6:2013
CAN-bus connections are truly floating when power to pin BAT is off
UJA113xFD: selective wake-up function (ISO11989-6:2013 compliant CAN partial
networking)
No ‘false’ wake-ups due to CAN FD traffic
Separate supply pin for flexibility (e.g. can be supplied from V1 or V2)
2.5 LIN transceivers
One or two channels depending on the selected device
LIN 2.x compliant
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
3 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Compliant with SAE J2602
Downward compatible with LIN 1.3
Integrated LIN slave termination
Improved EMC emission performance with optimized curve shaping
2.6 High-voltage I/Os (HVIOs; not available in UJA113xFD/0 variants)
4 or 8 general-purpose input/output pins individually configurable as high- or low-side
output drivers
On/off control via the SPI or by mapping to one of four internal PWM timers
Optional direct output on/off control via another HVIO configured as an input
(HVIO1 to HVIO4 controlled by HVIO5 to HVIO8 in variants with 8 HVIO pins)
PWM timing options include 8-bit dimming up to 250 Hz as well as periodic pulses
with variable length and variable repetition rate; e.g. for cyclic contact monitoring
On-resistance less than 24
Two or more HVIOs can be combined to form a single output with increased driver
capability
Combined into one or two banks of four HVIOs with individual supply pins for each
bank; the banks can be supplied independently from the battery (12 V), the SMPS
(6 V) or V1/V2 (5 V)
Reverse-current protection of the output in Off mode (loss-of-ground and
loss-of-battery proof)
Open-load diagnostics and short-circuit protection and diagnostics
Can be configured individually to shut down in response to a battery supply
undervoltage and/or overvoltage
Individually configurable as inputs with wake-up capability
Selectable wake-up edge
Selectable wake-up threshold: ratiometric to HVIO supply pin or absolute level
Wake-up threshold tolerates ground offsets of up to 2.5 V
Wake-up source reporting via SPI
Continuous or periodic input level sampling; timing can be synchronized with
another HVIO pin configured as an output driver for cyclic contact monitoring
Three HVIOs can be configured individually as limp-home outputs
HVIO2 as static high-side driver limp-home signal
HVIO3 as 100 Hz, 10 % duty cycle limp-home signal
HVIO4 as 1.25 Hz, 50 % duty cycle limp-home signal
2.7 A/D converter for monitoring the battery voltage
10-bit resolution, accurate to 300 mV at 20 V full scale
Two channels:
Measures the voltage level on pin BAT or pin BATSENSE
Measures the battery voltage on either side of a polarity protection diode
connected to pin BATSENSE via a series resistor
Continuous measurement on both channels
Optional software interrupt and/or shutdown of functions when measured supply
voltage is outside a defined range (undervoltage and overvoltage detection)
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
4 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
2.8 Power management
Wake-up via CAN, LIN or HVIO pins with wake-up source recognition
HVIO wake input functionality can be disabled to reduce current consumption
Cyclic output signal for biasing various wake-up applications with selectable period
and configurable on-time
Cyclic wake-up with selectable period
Standby mode featuring very low supply current with V1 active to maintain supply to
the microcontroller
Sleep mode featuring very low supply current with V1 off
Sleep mode option can be disabled via non-volatile memory
2.9 System control and diagnostic features
Watchdog that can operate in Window, Timeout (with optional cyclic wake-up) and Off
Modes (with automatic re-enable if an interrupt is generated)
Watchdog period selectable between 8 ms and 4 s
16-, 24- or 32-bit SPI for configuration, control and diagnosis
2 Interrupt output pins - one for high- and low-priority interrupts, one for high-priority
interrupts; interrupts can be enabled individually:
V1 and V2/VEXT undervoltage; V2/VEXT overvoltage; battery over- and
undervoltage; CAN, LIN and local wake-up (HVIO); CAN and HVIO diagnostics;
overtemperature warning; cyclic wake-up; SPI failure
Bidirectional reset pin with selectable reset length to support various microcontrollers;
triggered, for example, by a watchdog overflow or by a V1 undervoltage event
Limp-home output (LIMP) for activating application-specific ‘limp-home’ hardware in
the event of a serious system malfunction
Configuration information for selected functions stored in non-volatile memory
Enable output (EN) for controlling safety-critical hardware; e.g. shut-down if the
microcontroller fails
Overtemperature warning and shut-down
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
5 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
3. Product family overview
UJA1135HW/3V3
●
UJA1136HW/5V0
●
UJA1136HW/3V3
●
UJA1131HW/FD/5V/4 ●
●
●
●
●
●
UJA1131HW/FD/3V/4 ●
UJA1131HW/FD/5V/0 ●
●
●
UJA1131HW/FD/3V/0 ●
UJA1132HW/FD/5V/4 ●
●
●
UJA1132HW/FD/3V/4 ●
UJA1132HW/FD/5V/0 ●
UJA1132HW/FD/3V/0 ●
UJA113X_SERIES
Product data sheet
●
●
●
Reset output
EN pin for controlling critical hardware
Mode control: Normal, Standby, Sleep
Overtemperature warning and shutdown
HVQFP48 package
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
4 HVIOs: HS/LS driver or WAKE input
●
2 LIN transceiver
●
1 LIN transceivers
SPI interface
CAN partial networking; CAN FD passive
V1 LDO 3.3 V, 500 mA
V1 LDO 5 V, 500 mA
●
●
Advanced LIMP function
●
UJA1135HW/5V0
LIMP pin
UJA1132HW/3V3
●
Watchdog
●
Battery monitoring
UJA1132HW/5V0
●
4 timers for HVIO control
●
8 HVIOs: HS/LS driver or WAKE input
UJA1131HW/3V3
●
CAN FD transceiver up to 2 Mbit/s
●
V2/VEXT LDO 5 V 100 mA
UJA1131HW/5V0
Buck/low-current boost SMPS
Feature overview of UJA113x SBC family
Buck/high-current boost SMPS
Table 1.
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
●
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
6 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
4. Ordering information
Table 2.
Ordering information
Type number[1]
UJA1131HW/5V0
UJA1131HW/3V3
Package
Name
Description
Version
HTQFP48
plastic thermal enhanced thin quad flat package; 48 leads; body
10 x 10 x 1.0 mm; exposed die pad
SOT1181-2
UJA1132HW/5V0
UJA1132HW/3V3
UJA1135HW/5V0
UJA1135HW/3V3
UJA1136HW/5V0
UJA1136HW/3V3
UJA1131HW/FD/5V/4[2]
UJA1131HW/FD/3V/4[2]
UJA1131HW/FD/5V/0[2]
UJA1131HW/FD/3V/0[2]
UJA1132HW/FD/5V/4[2]
UJA1132HW/FD/3V/4[2]
UJA1132HW/FD/5V/0[2]
UJA1132HW/FD/3V/0[2]
[1]
UJA113x/5Vx variants contain a 5 V regulator (V1); UJA113x/3Vx variants contain a 3.3 V regulator (V1); UJA113xFD/x variants support
CAN partial networking.
[2]
UJA113xFD/x variants are not yet released; information in this data sheet relating to these devices is subject to change.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
7 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
5. Block diagram
/
/
96036
9 %$79
9
*1'
%$76036
&/$03
9
9
*1'
29
9(;7
*1'
89
*1'6036
%227+
%227+
&$3$
&$3%
6036
5(*8/$725
8929
%$76(16(
$'&&$3
$'&
26&,//$725
%$7
96036
,17(51$/
6833/<
5()(5(1&(
*/2%$/
7(03(5$785(
3527(&7,21
89
6<67(0&21752//(5
:$7&+'2*
5671
*1'
5(6(7&75/
(1&75/
/,03&75/
,17(55837&75/
3:07,0(5&75/
32:(502'(&75/
5(*8/$725&75/
67$786
$'&&75/67$786
&$102'(&75/67$786
/,102'(&75/67$786
+9,202'(&75/67$786
63,)$,/85(67$786
6%&&21),*85$7,2107391
9
/(9(/
6+,)7(5
(1
,171
,171
/,03
9
6',
6'2
6&.
6&61
/(9(/
6+,)7(5
63,
*1'
89
9
*1'
%$7
9&$1
9
7;'/
5;'/
7;'/
/(9(/
6+,)7(5
/(9(/
6+,)7(5
/,1
&$1
5;'/
7;'&
5;'&
&$1+
&$1/
%$7
*1'
*1'
/,1
/,1
%$7+6
%$7+6
+9,2
+9,2
+9,2
+9,2
RSWLRQDOGLUHFW
FRQWURO
+9,2
+9,2
+9,2
+9,2
*1'
*1'
*1'
*1'
DDD
(1) UJA1132x and UJA1136x only
Fig 1.
Block diagram of UJA113x variants without partial networking
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
8 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
/
/
96036
9 %$79
9
*1'
%$76036
9
9
*1'
&/$03
29
9(;7
*1'
89
*1'6036
%227+
%227+
&$3$
&$3%
6036
5(*8/$725
8929
%$76(16(
$'&&$3
$'&
26&,//$725
%$7
96036
,17(51$/
6833/<
5()(5(1&(
*/2%$/
7(03(5$785(
3527(&7,21
89
6<67(0&21752//(5
:$7&+'2*
5671
*1'
5(6(7&75/
(1&75/
/,03&75/
,17(55837&75/
3:07,0(5&75/
32:(502'(&75/
5(*8/$725&75/
67$786
$'&&75/67$786
&$102'(&75/67$786
/,102'(&75/67$786
+9,202'(&75/67$786
63,)$,/85(67$786
6%&&21),*85$7,2107391
9
/(9(/
6+,)7(5
(1
,171
,171
/,03
9
6',
6'2
6&.
6&61
/(9(/
6+,)7(5
63,
*1'
89
9
*1'
%$7
9&$1
9
7;'/
5;'/
7;'/
/(9(/
6+,)7(5
/(9(/
6+,)7(5
&$1
/,1
7;'&
5;'&
3$57,$/1(7:25.,1*
5;'/
%$7
&$1)'3$66,9(
*1'
*1'
&$1+
/,1
&$1/
/,1
%$7+6 +9,2
+9,2
+9,2
+9,2
*1'
*1'
*1'
DDD
(1) UJA1132FDx
(2) UJA113xFD/4 only
Fig 2.
Block diagram of UJA113xFD/x variants featuring CAN partial networking
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
9 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
6. Pinning information
+9,2LF
%$7+6LF
/,03
&$3%
&$3$
%227+
%$76036
/
*1'6036
/
96036
%227+
6.1 Pinning
%$79
+9,2LF
9(;7
+9,2LF
9
+9,2LF
*1'
+9,2QF
(1
+9,2QF
9
6',
6'2
%$7+6QF
6&.
%$76(16(
+9,2QF
8-$[
+9,2QF
/,1 *1' &$1/ &$1+ 9&$1 7;'& 5;'& 7;'/ 5;'/ /,1LF
7;'/LF %$7
5671 ,171 $'&&$3
,171 5;'/LF 6&61 DDD
(1) UJA1131x and UJA1135x only
(2) UJA113xFD/0 only
(3) UJA113xFD/x only
Fig 3.
Pin configuration
6.2 Pin description
Table 3.
UJA113X_SERIES
Product data sheet
Pin description
Symbol
Pin
Description
BATV2
1
supply input for V2 regulator
VEXT
2
protected output of voltage regulator V2 (‘sensor supply’)
V2
3
protection selection for voltage regulator V2: leave pin unconnected for a
protected LDO with output at VEXT; connect to pin VEXT for an
unprotected LDO with lower drop-out
GND
4
ground
EN
5
enable output
V1
6
voltage regulator output for the microcontroller (5 V or 3.3 V depending on
SBC version)
SDI
7
SPI data input
SDO
8
SPI data output
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
10 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 3.
UJA113X_SERIES
Product data sheet
Pin description …continued
Symbol
Pin
Description
SCK
9
SPI clock input
SCSN
10
SPI chip select input
INTN1
11
interrupt output 1 to the microcontroller (triggered by all interrupts)
RSTN
12
reset input/output to and from the microcontroller; referenced to V1 (see
Section 7.3.1)
INTN2
13
interrupt output 2 to the microcontroller (triggered by high-priority interrupts)
RXDL2/i.c
14
LIN2 receive data output; internally connected and should be left open in
UJA1131x and UJA1135x
TXDL2/i.c.
15
LIN2 transmit data input; internally connected and should be left open in
UJA1131x and UJA1135x
RXDL1
16
LIN1 receive data output
TXDL1
17
LIN1 transmit data input
RXDC
18
CAN receive data output
TXDC
19
CAN transmit data input
VCAN
20
5 V supply input for the integrated HS-CAN transceiver
CANH
21
CANH bus line
CANL
22
CANL bus line
GND
23
ground
LIN1
24
LIN bus line 1
LIN2/i.c.
25
LIN bus line 2; internally connected and should be left open in UJA1131x
and UJA1135x
BAT
26
battery supply for the LIN transceiver; input source 0 for battery A/D
converter
ADCCAP
27
connection for A/D converter source 0 input filter capacitor
BATSENSE 28
battery A/D converter source 1 input
BATHS2/n.c 29
.
battery supply input for HVIO 5, 6, 7 and 8 (bank 1); not connected in
UJA113xFD/x
HVIO8/n.c.
30
high voltage input/output 8; not connected in UJA113xFD/x
HVIO7/n.c.
31
high voltage input/output 7; not connected in UJA113xFD/x
HVIO6/n.c.
32
high voltage input/output 6; not connected in UJA113xFD/x
HVIO5/n.c.
33
high voltage input/output 5; not connected in UJA113xFD/x
HVIO4/i.c.
34
high voltage input/output 4; internally connected in UJA113xFD/0
HVIO3/i.c.
35
high voltage input/output 3; internally connected in UJA113xFD/0
HVIO2/i.c.
36
high voltage input/output 2; internally connected in UJA113xFD/0
HVIO1/i.c.
37
high voltage input/output 1; internally connected in UJA113xFD/0
BATHS1/i.c. 38
battery supply input for HVIO 1, 2, 3 and 4 (bank 0); internally connected
and should be left open in UJA113xFD/0
LIMP
39
limp home output
CAPB
40
terminal B for SMPS bootstrap capacitor
CAPA
41
terminal A for SMPS bootstrap capacitor
BOOTH1
42
terminal for bootstrap capacitor 1 (connected between BOOTH1 and L1)
BATSMPS
43
battery supply input for SMPS
L1
44
SMPS coil terminal 1
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
11 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 3.
Pin description …continued
Symbol
Pin
Description
GNDSMPS
45
ground connection for SMPS
L2
46
SMPS coil terminal 2
VSMPS
47
SMPS output voltage
BOOTH2
48
terminal for bootstrap capacitor 2 (connected between BOOTH2 and L2)
The exposed die pad at the bottom of the package allows for better heat dissipation from
the SBC via the printed-circuit board. It is internally connected to GND (pins 4, 23) and
must be connected to ground on the PCB.
7. Functional description
7.1 System Controller
The system controller manages register configuration and controls the internal functions
of the SBC. Detailed device status information is collected and made available to the
microcontroller. The system controller also generates reset and interrupt signals.
7.1.1 Operating modes
The system controller is a state machine. SBC operating modes and state transitions are
illustrated in Figure 4. A detailed hardware characterization of the SBC operating modes
by functional block is given in Table 4.
7.1.1.1
Off mode
The UJA113x switches to Off mode when the battery supply voltage is too low to power
the SBC.
When the battery is initially connected, the UJA113x powers up in Off mode. As soon as
the battery supply rises above the power-on detection threshold (Vth(det)pon), the SBC
executes a system reset and enters Standby mode. It switches automatically to Off mode
from all other modes if the battery supply voltage and the SMPS output voltage fall below
the power-off threshold (Vth(det)poff). In Off mode, the voltage regulators are disabled and
the CAN and LIN bus systems are in a high-resistive state.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
12 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.1.1.2
Standby mode
Standby mode is a low-power mode in which regulator V1 is switched on.
The SBC switches to Standby mode via Reset mode:
• from Off mode if the battery voltage rises above the power-on detection threshold
(Vth(det)pon)
• from Overload mode when the battery voltage is below the overvoltage detection
threshold (Vth(det)ov) and the chip temperature is below the overtemperature protection
release threshold, Tth(rel)otp, (provided the reset counter does not overflow; i.e.
RCC < 3, see Section 7.3)
• from Sleep mode in response to a regular or diagnostic interrupt (see Section 7.12)
provided RCC 3 on entering Reset mode
• from Normal mode in the event of a reset event, provided RCC 3 on entering Reset
mode
Standby mode can also be selected from Normal mode via an SPI command (MC = 100;
see Table 5).
The SBC exits Standby mode if:
• Normal or Sleep mode is selected via an SPI command
• a reset event is generated
• the global chip temperature rises above the OverTemperature Protection (OTP)
activation threshold, Tth(act)otp, causing the SBC to enter Overload mode
• the battery voltage rises above the overvoltage detection threshold (Vth(det)ov),
causing the SBC to enter Overload mode
• the battery supply voltage and the SMPS output voltage fall below the power-off
threshold (Vth(det)poff), causing the SBC to switch to Off mode
7.1.1.3
Normal mode
Normal mode is the active SBC operating mode. In this mode, the SBC is fully operational
and all onboard hardware can be activated.
Normal mode can be selected from Standby mode via an SPI command (MC = 111).
The SBC immediately exits Normal mode if:
• a reset event is triggered
• Standby or Sleep mode is selected via the SPI (MC = 100 or MC = 001)
• the global chip temperature rises above the OTP activation threshold, Tth(act)otp,
causing the SBC to enter Overload mode
• the battery voltage rises above the overvoltage detection threshold (Vth(det)ov),
causing the SBC to enter Overload mode
• the battery supply voltage and the SMPS output voltage fall below the power-off
threshold (Vth(det)poff), causing the SBC to switch to Off mode
Remark: When the UJA113x enters Normal mode, the following features are activated
after a short delay (td(act)norm; see Table 91): CAN and LIN transceivers, battery
monitoring, HVIO low side drivers.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
13 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
IURPDQ\PRGH
IURPDQ\PRGHH[FHSW2II
SRZHURII
IURP5HVHWPRGH
LI)10& DQG5&&
RYHUWHPSHUDWXUHRU
RYHUYROWDJH
2II
)RUFHG
1RUPDO
2YHUORDG
QRRYHUWHPSHUDWXUHDQG
QRRYHUYROWDJH
SRZHURQ
07319SURJUDPPLQJ
RU9XQGHUYROWDJH
5HVHW
5&&RYHUIORZ
)63
6OHHSGLVDEOHG
6/3& DQ\UHVHW
HYHQW
DQ\UHVHW
HYHQW
5&&
ZDNHXS25
LQWHUUXSWSHQGLQJ25
QRDFWLYHZDNHXSVRXUFH
6/3& 63,
1RUPDO
6WDQGE\
63,
6/3& 6OHHS
63,
63,
6/3& Fig 4.
DDD
UJA113x system controller
7.1.1.4
Sleep mode
Sleep mode is a low-power mode similar to Standby mode. However, V1 is switched off in
Sleep mode.
Sleep mode is selected from Normal or Standby mode via an SPI command (MC = 001).
The SBC switches to Sleep mode when this command is received, provided there are no
pending interrupts or wake-up events and at least one regular wake-up source is enabled
(see Section 7.12.2). Any attempt to enter Sleep mode while one of these conditions has
not been met will trigger a system reset and set the reset source status bits (RSS) to
10100 (‘illegal Sleep mode command received’; see Table 6).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
14 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Sleep mode can be deactivated by setting the Sleep control bit (SLPC) in the SBC
configuration register to 1 (see Table 9). This register is located in the non-volatile
memory area of the device. When this bit is set to 1, the Sleep mode command is ignored.
No other SBC functions are affected.
If the reset counter overflows when the SBC is in Reset mode, it switches to Forced Sleep
Preparation (FSP) mode. The reset counter is cleared and limp home activated in FSP
mode. The SBC then switches automatically to Sleep mode, provided SLPC = 0 (if
SLPC = 1, it returns to Reset mode).
Since V1 is off in Sleep mode, the only way the SBC can exit Sleep mode is via a wake-up
event. This can be a regular or a diagnostic wake-up event (see Section 7.12).
7.1.1.5
Overload mode
Overload mode is provided to prevent the device being damaged in critical situations. The
SBC switches immediately to Overload mode:
• from any mode other than Off mode if the global chip temperature rises above the
overtemperature protection activation threshold, Tth(act)otp
• if the battery voltage remains above the overvoltage detection threshold (Vth(det)ov) for
longer than the overvoltage detection time, tdet(ov)
The SBC generates overtemperature and overvoltage/load dump shutdown warning
interrupts to help prevent the loss of data in the microcontroller memory in the event of a
critical overtemperature/overload event (see Section 7.6 and Section 7.8.3).
In Overload mode, the voltage regulators are switched off, pin RSTN is driven LOW and
the limp home control bit, LHC, is set to 1 so that the LIMP pin is driven LOW (see
Section 7.5). In addition, the SMPS is off, the bus systems are in a high-resistive state and
the HVIOs are in a fail-safe state (see Section 7.10.4).
The SBC exits Overload mode when,
• the global chip temperature is below Tth(rel)otp and VBAT < Vth(det)ov
• the device is forced to Off mode (supply voltage < Vth(det)poff)
After leaving Overload mode, the SBC generates a system reset and enters Standby
mode.
7.1.1.6
Reset mode
The SBC switches to Reset mode in response to a reset event (see Section 7.3). This
ensures that pin RSTN is pulled down for a defined period to allow the microcontroller to
start up in a controlled manner. In addition, Reset mode provides a number of fail-safe
features including a reset counter and a reset watchdog.
The SBC exits Reset mode if:
• the device is forced to Off or Overload mode
• the reset event has been processed and pin RSTN has been switched HIGH again;
the SBC then switches to Standby mode
• the reset counter overflows causing the SBC to switch to Sleep mode via FSP mode
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
15 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.1.1.7
Forced Sleep Preparation (FSP) mode
FSP mode is an intermediate state that is activated in the event of a serious system
failure. In FSP mode, all control settings are reset to safe values to avoid deadlocks and to
ensure that the system starts up correctly once the failure condition has been eliminated.
In FSP mode, all pending interrupts are cleared and all regular interrupt sources are
activated (see Table 56). In addition, bit LHC bit is set to 1 to activate the limp home
function (See Table 12).
The SBC switches to FSP mode from Reset mode if the reset counter overflows.
7.1.1.8
Forced Normal mode
Forced Normal mode is a test mode intended for initial prototyping and device evaluation
in the laboratory. It simplifies SBC testing, is useful for failure detection and can be used
for first factory flashing of the microcontroller during production.
The CAN and LIN transceivers, the SMPS, V1 and V2 are on in Forced Normal mode. The
HVIOs and the watchdog are disabled and there is limited access to the SPI registers.
Only the Main status register (address 0x03), the Watchdog status register (address
0x05), the Identification registers (addresses 0x7E and 0x7F) and the registers in
non-volatile memory (addresses 0x70 and 0x75) can be read. The non-volatile memory
can be reprogrammed provided the SBC is in the factory preset state (see Section 7.13
for details).
The SBC switches to Forced Normal mode after power-on if bit FNMC in the SBC
configuration and control register (Table 9) is set to 1. After the initial power-on reset
sequence has been completed, system reset is disabled. So the SBC cannot force a reset
and will not react to external reset events.
The SBC exits Forced Normal mode if:
• the non-volatile memory is (re-)programmed
• the SBC switches to Overload or Off mode
A system reset is performed when the SBC exits Forced Normal mode.
7.1.1.9
Hardware characterization for the SBC operating modes
Note that the digital interface pins may be inactive when the voltage on V1 drops below
the V1 undervoltage threshold (see Section 7.8.5.1).
Table 4.
Hardware characterization by functional block
Block
Operating mode
V1
Off
Forced
Normal
Standby
Normal
Sleep
Reset
Overload
FSP
off
on
on
on
off
on
off
on
V2C[1]
V2C[1]
V2C[1]
off
V2C[1]
HVIOn control
register[3]
HVIOn
control
register;
low-side
drivers
disabled[3]
HVIOn
control
register;
low-side
drivers
disabled[3]
fail-safe
state[4]
HVIOn
control
register;
low-side
drivers
disabled[3]
V2/VEXT
off
on
V2C[1]
HVIOn[2]
off
off
HVIOn control
register;
low-side
drivers
disabled[3]
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
16 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 4.
Hardware characterization by functional block …continued
Block
Operating mode
Off
Forced
Normal
Standby
Normal
Sleep
Reset
Overload
FSP
SMPS
off
on (default
voltage)
SMPS control
register[5]
SMPS control
register[5]
SMPS
control
register[5]
on
off
on
CAN
CAN Off CAN Active/ CAN Offline/
CAN Listen- CAN Offline
only
Bias/ CAN
Listen-only[6]
CAN Active/
CAN Offline/
CAN Offline
Bias/ CAN
Listen-only/
CAN Off if
CAN shut
down
condition
true[6]
CAN Offline/ CAN Offline/ CAN Off
CAN Offline CAN Offline
Bias
Bias
LIN1/
LIN2[7]
LIN Off
LIN Active
LIN Offline/ LIN LIN Active/ LIN LIN Offline
Listen-only[8]
Listen-only/
LIN Offline[8]
LIN Offline
LIN Off
LIN Offline
EN
off
off
ENC/ENDC[9]
ENC/ENDC[9]
ENC/
ENDC[9][10]
ENC/
ENDC[9]
off
ENC/
ENDC[9]
RSTN
LOW
HIGH
HIGH
HIGH
LOW
LOW
LOW
LOW
LHC[11]
LHC[11]
LHC[11]
LHC = 1
LHC = 1
CAN Offline/
CAN Offline
Bias
LIMP
floating
floating
LHC[11]
RXDC
pull-up
to V1
CAN status
pull-up to V1;
LOW if CAN
wake-up; CAN
status if
CMC = 11
CAN status if
CMC = 01/10;
otherwise
same as
Standby
pull-up to V1 pull-up to
V1/LOW if
CAN
wake-up
pull-up to
V1
pull-up to V1
RXDL1/
RXDL2[7]
pull-up
to V1
LIN status
pull-up to V1;
LOW if LIN
wake-up; LIN
status if
LMC = 11
LIN status if
LMC = 01/10;
otherwise
same as
Standby
pull-up to V1 pull-up to
pull-up to
V1/LOW if
V1
LIN wake-up
pull-up to V1
SPI
disabled limited
access
active
active
disabled
disabled
disabled
disabled
WMC[12]
WMC[12]
WMC[12]
off
off
off
Watchdog off
off
[1]
Determined by the setting of bits V2C in the Regulator control register (see Table 25).
[2]
HVIO availability depends on the device variant (see Table 1).
[3]
Determined by the settings in the relevant HVIO control register (see Section 7.10.7).
[4]
See Section 7.10.4.
[5]
Determined by the settings in the SMPS control register (see Table 23).
[6]
Determined by the setting of bits CMC in the CAN control register (see Table 26).
[7]
Availability of LIN2 depends on the device variant (see Table 1).
[8]
Determined by the setting of bits LMCn in the LIN control register (see Table 27).
[9]
Determined by the settings of bits ENC and ENDC in the Fail-safe control register (see Table 12).
[10] Since V1 is off, EN can only operate as open-drain output in Sleep mode
[11] Determined by the setting of bit LHC in the Fail-safe control register (see Table 12).
[12] Determined by the setting of bits WMC in the Watchdog control register (see Table 7).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
17 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.1.2 System control registers
The operating mode is selected via bits MC in the Mode control register. The Mode control
register is accessed via SPI address 0x01 (see also Section 7.16.2).
Table 5.
Mode control register (address 01h)
Bit
Symbol
Access
Value
7:3
reserved
R
-
Description
2:0
MC
R/W
001
Sleep mode
100
Standby mode
111
Normal mode
The Main SBC status register can be accessed to monitor the status of the
overtemperature warning flag and to determine whether the SBC has entered Normal
mode after power-up. It also indicates the source of the most recent reset event.
Table 6.
Main SBC status register (address 03h)
Bit
Symbol
Access
Value
7
reserved
R
-
6
OTWS
R
0
IC temperature below overtemperature warning threshold
1
IC temperature above overtemperature warning threshold
0
SBS has entered Normal mode (after leaving Off mode)
5
NMS
R
4:0
RSS
R
1
UJA113X_SERIES
Product data sheet
Description
SBS powered up but has not yet switched to Normal mode
source of most recent reset event:
00000
exited Off mode (power-on)
00001
CAN wake-up detected in Sleep mode
00010
LIN1 wake-up detected in Sleep mode
00011
LIN2 wake-up detected in Sleep mode (if LIN2 is available)
00100
HVIO1 wake-up detected in Sleep mode (if dedicated HVIO is available)
00101
HVIO2 wake-up detected in Sleep mode (if dedicated HVIO is available)
00110
HVIO3 wake-up detected in Sleep mode (if dedicated HVIO is available)
00111
HVIO4 wake-up detected in Sleep mode (if dedicated HVIO is available)
01000
HVIO5 wake-up detected in Sleep mode (if dedicated HVIO is available)
01001
HVIO6 wake-up detected in Sleep mode (if dedicated HVIO is available)
01010
HVIO7 wake-up detected in Sleep mode (if dedicated HVIO is available)
01011
HVIO8 wake-up detected in Sleep mode (if dedicated HVIO is available)
01100
watchdog overflow in Sleep mode
01101
diagnostic wake-up in Sleep mode
01110
watchdog triggered too early
01111
watchdog overflow
10000
illegal watchdog mode control access
10001
RSTN pulled down externally
10010
leaving Overload mode
10011
V1 undervoltage event
10100
illegal Sleep mode command received
10101
wake-up after leaving FSP mode
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
18 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.2 Watchdog
The UJA113x contains a watchdog that supports three operating modes: Window,
Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a
watchdog trigger event within a closed watchdog window resets the watchdog timer. In
Timeout mode, the watchdog runs continuously and can be reset at any time within the
time-out time by a watchdog trigger. Watchdog Timeout mode can also be used for cyclic
wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or in
Timeout mode.
The watchdog mode and watchdog period are selected via the Watchdog control register
(Table 7) and can only be changed when the SBC is in Standby mode.
The watchdog mode is selected via bits WMC. If Window mode is selected (WMC = 100),
the watchdog remains in (or switches to) Timeout mode until the SBC enters Normal
mode. Any attempt to change the watchdog operating mode (via WMC) while the SBC is
in Normal mode will cause the UJA113x to switch to Reset mode and the reset source
status bits (RSS) will be set to 10000 (‘illegal watchdog mode control access’; see
Table 6).
Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is
programmed via bits NWP. The selected period is valid for both Window and Timeout
modes. The default watchdog period is 128 ms.
A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid
write access to the Watchdog control register. If the watchdog mode or the watchdog
period have changed as a result of the write access, the new values are valid immediately.
Table 7.
Watchdog control register (address 00h)
Bit
Symbol
Access Value
Description
7:5
WMC
R/W
watchdog mode control:
4
reserved
R
3:0
NWP
R/W
001[1]
Autonomous mode
010[2]
Timeout mode
100[3]
Window mode
nominal watchdog period
1000
8 ms
0001
16 ms
0010
32 ms
1011
64 ms
0100[2]
128 ms
1101
256 ms
1110
1024 ms
0111
4096 ms
[1]
Default value if SDMC = 1 (see Section 7.2.1)
[2]
Default value.
[3]
Selected in Standby mode but only activated when the SBC switches to Normal mode.
The watchdog is a valuable safety mechanism, so it is critical that it is configured correctly.
Two features are provided to prevent watchdog parameters being changed by mistake:
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
19 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
• redundant states associated with configuration bits WMC and NWP
• reconfiguration protection in Normal mode
Redundant states associated with control bits WMC and NWP ensure that a single bit
error cannot cause the watchdog to be configured incorrectly (at least 2 bits must be
changed to reconfigure WMC or NWP). If an attempt is made to write an invalid code to
WMC or NWP (e.g. 011 or 1001 respectively), the SPI operation is abandoned and an SPI
failure interrupt is generated, if enabled (see Section 7.12).
Two operating modes have a major impact on the operation of the watchdog: Forced
Normal mode and Software Development mode (Software Development mode is provided
for test purposes and is not an SBC operating mode; the UJA113x can be in any mode
with Software Development mode enabled; see Section 7.2.1). These modes are enabled
and disabled via bits FNMC and SDMC respectively in the SBC configuration control
register (see Table 9). This register is located in the non-volatile memory area (see
Section 7.13). In Forced Normal mode (FNM), the watchdog is disabled. In Software
Development mode (SDM), the watchdog can be disabled or activated for test purposes.
Information on the status of the watchdog is available from the Watchdog status register
(Table 10). This register also indicates whether Forced Normal and Software
Development modes are active.
Table 8.
Summary of watchdog settings
System controller state
Watchdog configuration
Normal mode
UJA113X_SERIES
Product data sheet
SDMC = x
SDMC = x
WMC = 100
(Window)
WMC = 010[1] WMC = 001
(Timeout)
(Autonomous)
SDMC = 0
WMC = 001[2]
(Autonomous)
Window
Timeout
off
Timeout
SDMC = 1
Standby mode (INTN1 HIGH)
Timeout
Timeout
off
off
Standby mode (INTN1 LOW)
Timeout
Timeout
Timeout
off
Sleep mode
Timeout
Timeout
off
off
Forced Normal mode
off
off
off
off
Other modes
off
off
off
off
[1]
Default value if SDMC = 0
[2]
Default value if SDMC = 1
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
20 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 9.
SBC configuration control register (address 74h)
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
7:6
reserved
R
5:4
V1RTSUC
R/W
3
2
1
0
[1]
FNMC
SDMC
VEXTAC
SLPC
R/W
R/W
R/W
V1 reset threshold (defined by bit V1RTC) at start-up:
00[1]
V1 undervoltage detection at 90 % of nominal value at
start-up (V1RTC = 00)
01
V1 undervoltage detection at 80 % of nominal value at
start-up (V1RTC = 01)
10
V1 undervoltage detection at 70 % of nominal value at
start-up (V1RTC = 10)
11
V1 undervoltage detection at 60 % of nominal value at
start-up (V1RTC = 11)
0
Forced Normal mode disabled
1[1]
Forced Normal mode enabled
0[1]
Software development mode disabled
1
Software development mode enabled
0[1]
regulator V2 can be used as a sensor supply via pin VEXT,
provided pin V2 is left floating
1
regulator V2 not protected against shorts to higher voltages;
pin V2 must be shorted to pin VEXT
0[1]
Sleep mode supported
1
Sleep mode not supported
Watchdog status register (address 05h)
Bit
Symbol
Access Value
7:4
reserved
R
-
3
FNMS
R
0
1
SBC is in Forced Normal mode
2
SDMS
R
0
SBC is not in Software Development mode
1
SBC is in Software Development mode
1:0
Product data sheet
R/W
Description
Factory preset value.
Table 10.
UJA113X_SERIES
Access Value
WDS
R
Description
SBC is not in Forced Normal mode
watchdog status:
00
watchdog is off
01
watchdog is in first half of window
10
watchdog is in second half of window
11
reserved
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
21 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.2.1 Software development mode
Software Development mode is provided to simplify the software design process. When
Software Development mode is enabled, the watchdog starts up in Autonomous mode
(WMC = 001) and is inactive after a system reset, overriding the default value (see
Table 7). The watchdog is always off in Autonomous mode if Software Development mode
is enabled (SDMC = 1; see Table 9).
Software can be run without a watchdog in Software Development mode. However, it is
possible to activate and deactivate the watchdog for test purposes by selecting Window or
Timeout mode via bits WMC while the SBC is in Standby mode (note that Window mode
will only be activated once the SBC switches to Normal mode). Software Development
mode is activated via bits SDMC in non-volatile memory (see Table 9).
7.2.2 Watchdog behavior in Window mode
The watchdog runs continuously in Window mode. The watchdog is in Window mode
when WMC = 100 and the UJA113x is in Normal mode.
In Window mode, the watchdog can only be triggered during the second half of the
watchdog period. If the watchdog overflows, or is triggered in the first half of the watchdog
period (before ttrig(wd)1), a system reset is performed. If the watchdog is triggered in the
second half of the watchdog period (after ttrig(wd)1 but before ttrig(wd)2), the watchdog timer
is restarted.
7.2.3 Watchdog behavior in Timeout mode
The watchdog runs continuously in Timeout mode. The watchdog is in Timeout mode
when WMC = 010 and the UJA113x is in Normal, Standby or Sleep mode. The watchdog
will also be in Timeout mode if WMC = 100 and the UJA113x is in Standby or Sleep mode.
If Autonomous mode is selected (WMC = 001), the watchdog will be in Timeout mode if
one of the conditions for Timeout mode listed in Table 8 has been satisfied.
In Timeout mode, the watchdog can be triggered at any time up to ttrig(wd)2 after the start of
the watchdog period. If the watchdog overflows (t > ttrig(wd)2), the watchdog interrupt bit
(WDI) in the System interrupt status register (Table 58) is set. If a WDI is already pending,
a system reset is performed. In Timeout mode, the watchdog can be used as a cyclic
wake-up source for the microcontroller when the UJA113x is in Standby or Sleep mode. In
Sleep mode, a watchdog overflow generates a wake-up event.
7.2.4 Watchdog behavior in Autonomous mode
Autonomous mode is selected when WMC = 001. In Autonomous mode, the watchdog is
either off or in Timeout mode, according to the conditions detailed in Table 8.
When Autonomous mode is selected, the watchdog will be in Timeout mode if the SBC is
in Normal mode and Software Development mode is disabled (SDMC = 0). If the SBC is
in Standby mode, the watchdog will be in Timeout mode if INTN1 is LOW and SDMC = 0.
Otherwise the watchdog will be off.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
22 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.2.5 Exceptional behavior of the watchdog after writing to the Watchdog register
A successful write operation to the Watchdog control register resets the watchdog timer.
Bits WDS are set to 01 and the watchdog restarts at the beginning of the watchdog period
(regardless of the selected watchdog mode). However, the watchdog may restart
unexpectedly in the second half of the watchdog period or a WDI interrupt may be
generated under the following conditions.
Case A: When the watchdog is running in Timeout mode (see Table 8) and a new
watchdog period is selected (via bits NWP) that is shorter than the existing watchdog
period, one of both of the following events may occur.
Status bits WDS can be set to 10. When this happens, the timer restarts at the
beginning of the second half of the watchdog period, causing the watchdog to overflow
earlier than expected. This can be avoided by writing the new NWP (or NWP + WMC)
code twice whenever the watchdog period needs to be changed. The write commands
should be sent consecutively. The gap between the commands should be at least
td(W)SPI, but less than half of the new watchdog period.
If the watchdog is in the second half of the watchdog period when the watchdog period
is changed, the timer will be reset correctly. The watchdog will restart at the beginning of
the watchdog period and WDS will be set 01. However, a WDI interrupt may be
generated unexpectedly. To counteract this effect, the WDI interrupt should be cleared
by default after the new watchdog period has been selected. The gap between this
command and the two write commands discussed above should not be less than
td(W)SPI.
Case B: If the watchdog is triggered in Timeout mode (see Table 8) at exactly the same
time that WDS is set to 10, it will start up again in the second half of the watchdog period.
As in Case A, this will cause the watchdog to overflow earlier than expected. This
behavior appears identical to an ignored watchdog trigger event and can be avoided by
issuing two consecutive watchdog commands. The gap between the commands should
be at least td(W)SPI and the second command should be issued before the end of the first
half of the watchdog period. It is recommended to use this trigger scheme if it is possible
that the watchdog could be triggered exactly in the middle of the watchdog window.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
23 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.3 System reset
When a system reset occurs, the SBC switches to Reset mode and initiates a process
that generates a low-level pulse on pin RSTN.
When the UJA113x enters Reset mode, the value stored in the reset counter (RCC) is
checked. If RCC < 3, the reset counter is incremented (bits RCC = RCC + 1; see
Table 12). Pin RSTN is then pulled LOW for the selected reset length (tw(rst)) to begin the
reset process. The reset length is determined by bits RLC in the Start-up control register
(Table 11). When the reset timer expires, RSTN is released and the SBC switches to
Standby mode.
RCC = 3?
yes
no
++RCC
if supply ok
FSP mode
reset time-out
timer expired
RSTN LOW
for tw(rst)
V1 undervoltage
reset counter
overflow
reset time-out
timer expired
RSTN HIGH?
yes
Standby mode
Fig 5.
015aaa326
Reset process during a system reset
The reset counter ensures that repeated reset events are detected. If RCC is equal to 3
when the UJA113x enters Reset mode, the SBC assumes that a serious failure has
occurred and switches to FSP mode, enabling the limp home function (see Section 7.5).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
24 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
When the system is running correctly, it is expected that the reset counter will be reset
(RCC = 00) periodically by the system software to ensure that routine reset events do not
cause it to overflow. When the battery supply voltage is low (VBATSMPS < Vuvd(BATSMPS)),
the reset counter is not incremented. This precaution ensures that the system starts up
properly when the supply voltage is low.
The voltage on V1 is monitored throughout the reset process. If a V1 undervoltage is
detected, the reset timer is restarted. The reset process is also monitored by a reset
time-out timer. The reset time-out timer ensures that deadlock is avoided in Reset mode,
e.g. due to a permanently low V1 supply. If the reset process has not been completed by
the time the reset time-out timer expires (after tto(rst)), the reset counter is incremented.
The reset process is then restarted if RCC < 3. If RCC = 3, the SBC switches to FSP
mode.
7.3.1 Characteristics of pin RSTN
Pin RSTN is a bidirectional open-drain low-side driver with integrated pull-up resistance,
as shown in Figure 6. With this configuration, the SBC can detect the pin being pulled
down externally, e.g. by the microcontroller. The input reset pulse width must be at least
tw(rst).
9
5671
DDD
Fig 6.
RSTN internal pin configuration
7.3.2 Selecting the output reset pulse width
The duration of the output reset pulse is selected via bits RLC in the Start-up control
register (Table 11), which is located in non-volatile memory. The SBC distinguishes
between a cold start and a warm start. A cold start is performed on start-up if the reset
event was generated by a V1 undervoltage event (the V1 undervoltage threshold is
defined by bits V1RTC; see Table 25). This happens when the SBC exits Off, Overload
and Sleep modes. The output reset pulse width for a cold start is determined by the
setting of bits RLC.
If the reset event was not triggered by a V1 undervoltage (e.g by a warm start of the
microcontroller), the SBC always uses the shortest reset length (tw(rst) = 1 ms to 1.5 ms).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
25 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 11. Start-up control register (address 73h)
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
Access Value
7:6
reserved
R
5:4
RLC
R/W
3
V2SUC
Description
RSTN output reset pulse width:
00[1]
tw(rst) = 20 ms to 25 ms
01
tw(rst) = 10 ms to 12.5 ms
10
tw(rst) = 3.6 ms to 5 ms
11
tw(rst) = 1 ms to 1.5 ms
R/W
V2 start-up control:
0[1]
bits V2C set to 00 at power-up (default)
1
2
1
0
[1]
IO4SFC
R/W
IO3SFC
0[1]
pin HVIO4 configured as a standard I/O pin
1
HVIO4 limp home function enabled
R/W
IO2SFC
bits V2C set to 11 at power-up
HVIO4 configuration control:
HVIO3 configuration control:
0[1]
pin HVIO3 configured as a standard I/O pin
1
HVIO3 limp home function enabled
R/W
HVIO2 configuration control:
0[1]
pin HVIO2 configured as a standard I/O pin
1
HVIO2 limp home function enabled
Factory preset value.
7.3.3 Reset sources
The following events cause the SBC to switch to Reset mode:
•
•
•
•
•
•
VV1 drops below the selected V1 undervoltage threshold defined by bits V1RTC
•
•
•
•
the SBC leaves Off mode
pin RSTN is pulled down externally
the watchdog overflows in Window mode
the watchdog is triggered too early in Window mode (before ttrig(wd)1)
the watchdog overflows in Timeout mode while a watchdog interrupt (WDI) is pending
an attempt is made to reconfigure the Watchdog control register while the SBC is in
Normal mode
the SBC leaves Overload mode
the SBC leaves Sleep mode (local or bus wake-up)
a Sleep mode command is received while an interrupt is pending (INTN1 LOW; see
Section 7.12.3)
• a Sleep mode command is received while no regular interrupt is selected (see
Section 7.12.3)
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
26 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.4 EN output
The EN pin can be used to control external hardware, such as power components, or as a
general-purpose output when the system is running properly.
The EN pin is a V1-based digital output driver. It can be configured via bit ENDC in the
Fail-safe control register as a push-pull output driver or as an open-drain low side driver.
The functionality is identical in both configurations. The only difference is that the pin is left
floating if the open-drain option is selected and pulled up otherwise.
The output signal on pin EN is configured via bit ENC as follows:
•
•
•
•
ENC = 00: EN is permanently LOW
ENC = 01: EN is HIGH when the SBC is in Normal, Reset and Standby modes
ENC = 10: EN is HIGH when the SBC is in Normal mode
ENC = 11: EN is controlled by Timer 2
If the high-side driver is deactivated (ENDC = 1), a pull-up resistor is needed from EN to
V1, regardless of the value of ENC.
The EN pin can be used to deactivate external hardware in the event of a battery over- or
undervoltage when the SBC is in Normal mode (see also Section 7.8.2). This function is
enabled/disabled via bits ENSC (see Table 12). When this function is enabled, the EN pin
is driven low when the battery supply is outside its specified operating range (see
Table 12). When this happens, the settings of bits ENC are ignored.
7.4.1 Fail-safe control register
The Fail-safe control register contains the reset counter along with EN and limp home
control settings.
Table 12.
Bit
Symbol
Access Value
Description
7:6
ENSC
R/W
EN shut-down control:
5
4:3
UJA113X_SERIES
Product data sheet
Fail-safe control register (address 02h)
ENDC
ENC
00
EN pin not influenced by battery over- or undervoltage
01
EN pin driven LOW when battery undervoltage detected
10
EN pin driven LOW when battery overvoltage detected
11
EN pin driven LOW when battery over- or undervoltage
detected
R/W
EN high-side driver activation:
0
EN high-side driver enabled; push-pull output
1
EN high-side driver disabled; pin configured as an
open-drain low-side driver
R/W
EN output configuration:
00
EN is driven permanently LOW
01
EN is HIGH (or floating if ENDC = 1) when the SBC is in
Normal, Reset and Standby modes
10
EN is HIGH (or floating if ENDC = 1) when the SBC is in
Normal mode
11
EN is controlled by Timer 2
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
27 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 12.
Fail-safe control register (address 02h) …continued
Bit
Symbol
Access Value
Description
2
LHC
R/W
LIMP output configuration:
1:0
RCC
R/W
0
LIMP pin is floating
1
LIMP pin is driven LOW
xx
reset counter; incremented at every system reset if
VBATSMPS > Vuvd(BATSMPS); maximum value is 3
7.5 Limp home function
The LIMP pin can be used to enable so called ‘limp home’ hardware in the event of an
ECU failure. Detectable failure conditions include SBC overtemperature events, loss of
watchdog service, short circuits on pins RSTN or V1 and user-initiated or external reset
events. The LIMP pin is a battery-related, active-LOW, open-drain output.
The LIMP pin is activated automatically (via bit LHC in the Fail-Safe control register;
Table 12) as the soon as the SBC enters Overload Mode or switches to FSP mode after
multiple reset events. Alternatively, the host controller can activate the LIMP output
directly by setting bit LHC via the SPI.
Bit LHC is cleared automatically when the SBC enters Off mode. In SBC active modes, it
is assumed that the host controller will clear bit LHC via the SPI. When bit LHC is cleared,
the LIMP pin is immediately released.
In addition to the LIMP pin, an advanced limp home function has been implemented via
pins HVIO2, HVIO3 and HVIO4 (see Section 7.10.6). These pins can be configured
individually as ‘limp home’ or standard I/O pins via the Start-up control register (see
Table 11), which is located in the non-volatile memory area.
Pin HVIO2 can be used as an additional static LIMP signal. The difference between this
pin and the LIMP pin is that HVIO2 activates its high-side driver to allow the dedicated
limp home hardware to be supplied directly.
The high-side driver of HVIO3 can be used to drive a PWM signal with a 10 % duty cycle
and a period of 100 Hz when configured as a limp home output. HVIO4 provides a slow
1.25 Hz clock with a 50 % duty cycle that can be used for hazard light control.
7.6 Global temperature protection
The temperature of the UJA113x is monitored continuously. The SBC switches to
Overload mode when the global chip temperature rises above the overtemperature
protection activation threshold, Tth(act)otp. When this event happens, pin RSTN is driven
LOW and limp home is activated (pin LIMP is driven low; HVIO2/HVIO3/HVIO4 limp home
functionality is triggered if enabled). In addition, the SMPS, the CAN and LIN transceivers
and all voltage regulators are switched off. The HVIO pins are set to fail-safe state (see
Section 7.10.4). When the global chip temperature falls below the overtemperature
protection release threshold, Tth(rel)otp, the SBC switches to Standby mode via Reset
mode.
The SBC can be configured to issue an overtemperature warning. When the global chip
temperature rises above the overtemperature warning threshold (Tth(warn)otp), the SBC
generates an OTWI interrupt, if enabled. It can also lower the output voltage of the SMPS
to reduce power dissipation (see Section 7.8.4.6).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
28 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.7 Register locking
Sections of the register address map can be write-protected to protect against unintended
modifications. Any attempt to overwrite a locked register results in the entire SPI
command being ignored (even if part of the SPI command accesses unlocked registers).
An SPI failure interrupt is generated (SPIFI = 1), if enabled. Note that this facility only
protects locked bits from being modified via the SPI and will not prevent the UJA113x
updating status registers etc.
Table 13.
Lock control register (address 0Ah)
Bit
Symbol
Access Value
7
reserved
R
6
LK6C
R/W
5
4
3
2
LK5C
LK4C
LK3C
LK2C
lock control 6: address area 0x68 to 0x6F - data mask (FD
versions only)
0
SPI write-access enabled
1
SPI write-access disabled
R/W
lock control 5: address area 0x50 to 0x5F - Timer control
0
SPI write access enabled
1
SPI write access disabled
R/W
lock control 4: address area 0x40 to 0x4F - HVIO5 to HVIO8
control (if HVIO bank 1 available; see Section 7.10)
0
SPI write access enabled
1
SPI write access disabled
R/W
lock control 3: address area 0x30 to 0x3F - HVIO1 to HVIO4
control (if HVIO bank 0 available; see Section 7.10)
0
SPI write access enabled
1
SPI write access disabled
R/W
lock control 2: address area 0x20 to 0x2F - transceiver control
0
1
1
0
UJA113X_SERIES
Product data sheet
LK1C
LK0C
Description
R/W
SPI write access enabled
SPI write access disabled
lock control 1: address area 0x10 to 0x1F - supply control
0
SPI write access enabled
1
SPI write access disabled
R/W
lock control 0: address area 0x06 to 0x09 - general-purpose
memory
0
SPI write access enabled
1
SPI write access disabled
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
29 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.8 Power supplies
7.8.1 Battery supply pins
The UJA113x contains a number of supply pins for suppling different SBC modules:
•
•
•
•
•
BATSMPS supplies the SMPS and regulator V1
BATV2 supplies regulator V2
BATHS1 supplies HVIO1, HVIO2, HVIO3 and HVIO4 (if available)
BATHS2 supplies HVIO5, HVIO6, HVIO7 and HVIO8 (if available)
BAT supplies the LIN transceiver and is an input to the A/D converters
An external diode is needed in series between the battery and any supply pin connected
directly to the battery to protect the device against negative voltages.The battery pins can
be supplied via different paths. A loss of supply at one or more of the battery pins will not
damage the device.
The internal circuitry is supplied via pin BAT or pin VSMPS. If both VBAT and VVSMPS fall
below the power-off detection threshold, Vth(det)poff, the SBC switches immediately to Off
mode. The voltage regulators and the internal logic are shut down in Off mode. The SBC
switches from Off mode to Standby mode as soon as VBAT rises above the power-on
detection threshold, Vth(det)pon. This event generates a power-on status interrupt (POSI) to
inform the microcontroller that the UJA113x has left Off mode.
7.8.2 Battery monitor
The SBC contains a two-channel 10-bit ADC covering the 20 V full-scale range for
monitoring the battery voltage. The ADC is used to measure the supply voltages on pins
BAT and BATSENSE. If a series resistor and a capacitor are connected as shown in
Figure 7, the supply voltage connected to the anode of the reverse polarity diode can be
monitored via pin BATSENSE. The ADC conversion results are stored in bits BMBCD and
BMSCD in, respectively, the VBAT and VBATSENSE conversion results registers
(Table 18/Table 19 and Table 20/Table 21).
An under- or overvoltage event on a selected ADC channel generates a battery monitor
undervoltage (BMUI) or overvoltage (BMOI) interrupt (and optionally deactivates the CAN
transceiver and peripheral loads connected to HVIOn/V2/VEXT or EN). The channel is
selected via the battery monitor source control bit (BMSC) in the Battery monitor trigger
source control register (Table 14). If BMSC = 0, an under- or overvoltage on pin BAT
triggers an interrupt. If BMSC = 1, an under- or overvoltage on pin BATSENSE triggers an
interrupt.
The battery monitor under- and overvoltage thresholds are set via bits BMUTC and
BMOTC (see Table 15 and Table 16). Under- and overvoltage threshold hysteresis levels
are set via bits BMHUC and BMHOC (see Table 17). The under- and overvoltage status
can be monitored via bits BMUVS and BMOVS in the Supply status register (Table 22).
In order to minimize quiescent current consumption, battery monitoring is only enabled
when the SBC is in Normal mode. When battery monitoring is deactivated, all related
functions are unavailable.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
30 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
8-$[
%$7
EDWWHU\
LQWHUQDOVXSSO\
$'&&$3
$'&
%$76(16(
DDD
Fig 7.
Table 14.
Symbol
Access Value
7:1
reserved
R
0
BMSC
R/W
Description
trigger source for generating battery monitoring/overvoltage/
undervoltage/shutdown events:
0
voltage on BAT triggers an event
1
voltage on BATSENSE triggers an event
Battery monitor undervoltage threshold control register (address 12h)
Bit
Symbol
Access Value
Description
7:0
BMUTC
R/W
threshold for triggering a battery undervoltage event and
BMUI interrupt; threshold = BMUTC[7:0]/255 20 V
Table 16.
xxxxxxxx
Battery monitor overvoltage threshold control register (address 13h)
Bit
Symbol
Access Value
Description
7:0
BMOTC
R/W
threshold for triggering a battery overvoltage event and
BMOI interrupt; threshold = BMOTC[7:0]/255 20 V
Table 17.
xxxxxxxx
Battery monitor hysteresis control register (address 14h)
Bit
Symbol
Access Value
Description
7:4
BMHOC
R/W
xxxx
battery monitor overvoltage threshold release level; release
level = BMHOC[7:4] 4/255 20 V below threshold defined
by BMOTC
3:0
BMHUC
R/W
xxxx
battery monitor undervoltage threshold release level; release
level = BMHUC[3:0] 4/255 20 V below threshold defined
by BMUTC
Table 18.
Product data sheet
Battery monitor event trigger source control register (address 11h)
Bit
Table 15.
UJA113X_SERIES
Battery monitoring circuit
ADC conversion results for VBAT register 1 (address 15h)
Bit
Symbol
Access Value
Description
7:0
BMBCD
R
ADC conversion results for voltage measured on pin BAT;
8 most significant bits
xxxxxxxx
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
31 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 19.
Bit
Symbol
Access Value
7:3
reserved
R
2
BMBCS
1:0
BMBCD
Table 20.
ADC conversion results for VBAT read out via SPI:
R
0
8 MSBs of BMBCD not read out via SPI
1
8 MSBs of BMBCD read out via SPI
xx
ADC conversion results for voltage measured on pin BAT;
2 least significant bits
ADC conversion results for VBATSENSE register 1 (address 17h)
Symbol
Access Value
Description
7:0
BMSCD
R
ADC conversion results for voltage measured on pin
BATSENSE; 8 most significant bits
xxxxxxxx
ADC conversion results for VBATSENSE register 2 (address 18h)
Bit
Symbol
Access Value
7:3
reserved
R
2
BMSCS
1:0
BMSCD
Table 22.
ADC conversion results for VBATSENSE read out via SPI:
R
0
8 MSBs of BMSCD not read out via SPI
1
8 MSBs of BMSCD read out via SPI
xx
Access Value
7:6
reserved
R
5
BMOVS
R
2:1
ADC conversion results for voltage measured on pin
BATSENSE; 2 least significant bits
Supply voltage status register (address 1Bh)
Symbol
3
Description
-
Bit
4
Product data sheet
Description
Bit
Table 21.
UJA113X_SERIES
ADC conversion results for VBAT register 2 (address 16h)
BMUVS
SMPSS
VEXTS
Description
overvoltage status of voltage on selected (via BMSC) event
trigger source (BAT or BATSENSE):
0
voltage below overvoltage threshold (defined by BMOTC)
1
voltage above overvoltage threshold (defined by BMOTC)
R
undervoltage status of voltage on selected (via BMSC) event
trigger source (BAT or BATSENSE):
0
voltage above undervoltage threshold (defined by BMUTC)
1
voltage below undervoltage threshold (defined by BMUTC)
R
status of voltage on pin VSMPS:
0
VVSMPS is within the regulation window
1
VVSMPS is outside the regulation window
R
status of VEXT pin:
00
VVEXT ok (above undervoltage and below overvoltage
thresholds)
01
VVEXT below undervoltage threshold
10
VVEXT above overvoltage threshold
11
VVEXT disabled
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
32 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 22.
Supply voltage status register (address 1Bh) …continued
Bit
Symbol
Access Value
Description
0
V1S
R
V1 status:
0
V1 output voltage above 90 % undervoltage threshold
1
V1 output voltage below 90 % undervoltage threshold
7.8.3 Overvoltage shut-down
If the supply voltage remains above the overvoltage detection threshold (Vth(det)ov) for
longer than tdet(ov), the SBC triggers an Overvoltage shut-down interrupt (OVSDI; see
Table 56). Once the interrupt has been generated, the overvoltage shut-down timer is
started and the SBC enters Overload mode after td(sd)ov.
If the supply voltage falls below the overvoltage release threshold (Vth(rel)ov) while the
overvoltage shut-down timer is running, a system reset is generated when the timer
expires and the SBC switches to Standby mode (via Reset mode; see Figure 4).
A system reset is generated every time the SBC exits Overload mode. In all cases, the
reset source is recorded as ‘leaving Overload mode’ (RSS = 10010; see Table 6).
7.8.4
Buck and Boost converter (SMPS)
All the active components of a SMPS are included in the UJA113x (only a single external
coil and some capacitors are needed to obtain a functional SMPS). Three bootstrap
capacitors are needed between pins CAPA and CAPB, BOOTH1 and L1 and between
BOOTH2 and L2 (see Figure 31). The converter operating mode, Boost or Buck is
selected automatically and depends on the supply voltage level and the load conditions.
The SMPS configuration is shown in Figure 8.
The SMPS is used as a pre-regulator for linear regulator V1. It can also be used as a
pre-regulator for V2 or to supply an external load such as an LED chain.
7.8.4.1
SMPS parameter selection and status monitoring
The SMPS output voltage (between 5 V and 8 V) is selected via bits SMPSOC in the
SMPS output voltage control register (Table 24). Since the SMPS is intended to operate
as a pre-regulator for linear regulators V1 and/or V2, the output voltage must be set to a
voltage higher than the output voltage(s) of V1 and/or V2. At power-on and when a pulse
is detected on RSTN, the SMPS is enabled with the output voltage set to 6.0 V (the
default value; see Table 87).
The SMPS status can be monitored via bit SMPSS in the Supply voltage status register
(Table 22). A regulation window is defined from VVSMPS(act) 60 mV to VVSMPS(act) +
60 mV. VVSMPS(act) is the actual value of the SMPS output voltage at DC load. SMPSS is
set to 0 when VVSMPS is within the regulation window. SMPSS is set to 1 when VVSMPS is
outside the regulation window for longer than tto(reg). This time-out is added because load
transients may cause a short excursion of Vvsmps outside the 60 mV window while the
SMPS is still in regulation and inside its specified limits. An SMPSSI interrupt is
generated, if enabled (SMPSSIE = 1; see Table 66), when VVSMPS moves outside the
regulation window.
The SMPSS flag will be set/cleared when Vvsmps leaves/enters the regulation window
because of a transition between switched mode and Pass-through mode. This includes
transitions requested via SPI, automatic transitions caused by a too-low or too-high supply
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
33 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
voltage, and automatic transitions caused by a too-high output current. The SMPSS flag is
disabled when the SMPS is in Pass-through mode and cannot trigger an SMPSSI
interrupt.
Table 23.
Bit
Symbol
Access Value
7:4
reserved
R
3
SMPSOTC
R/W
2
reserved
R
1:0
SMPSC
R/W
Table 24.
Bit
UJA113X_SERIES
Product data sheet
SMPS control register (address 19h)
Description
SMPS overtemperature control:
0
VVSMPS not modified when an overtemperature warning
received (OTWI interrupt)
1
VVSMPS automatically reduced to 5 V when the chip
temperature is above the overtemperature warning
threshold, Tth(warn)otp
SMPS on/off control:
00
the SMPS is on in Normal, Standby and Reset modes
and shut down in all other modes
01
the SMPS is on in Normal, Standby, Reset and Sleep
modes and shut down in all other modes
10
reserved
11
Pass-through mode is requested in Normal, Standby and
Sleep modes
SMPS output voltage control register (address 1Ah)
Symbol
Access Value
7:4
reserved
R
3:0
SMPSOC
R/W
Description
SMPS output voltage (VVSMPS):
0000
5.0 V
0001
5.2 V
0010
5.4 V
0011
5.6 V
0100
5.8 V
0101
6.0 V
0110
6.2 V
0111
6.4 V
1000
6.6 V
1001
6.8 V
1010
7.0 V
1011
7.2 V
1100
7.4 V
1101
7.6 V
1110
7.8 V
1111
8.0 V
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
34 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.8.4.2
Automatic up/down principle
An up- and a down-converter are combined in the SMPS. The SMPS switches
automatically and seamlessly between three operating modes, without affecting the
performance.
Buck mode: The converter will be in Buck mode when the required output voltage is
significantly lower than the input voltage. In this mode, the coil terminal connected to pin
L2 is permanently connected to the output, VSMPS, via internal switch S3 (see Figure 8).
S1 and S2 are the buck converter switches.
A buck converter uses significantly less energy than a linear regulator because the
average input current is lower than the average output current.
Boost mode: The converter will be in Boost mode when the required output voltage is
higher than the input voltage. In this mode, the coil terminal connected to pin L1 is
permanently connected to the input, pin BATSMPS, via internal switch S1. S3 and S4 are
the boost converter switches. In Boost mode, the average input current is higher than the
average output current.
At very low input voltages, the load can be too great to maintain a constant output voltage,
causing the output voltage to fall. Note that the boost current capability of the
UJA1131/UJA1132 is higher than that of the UJA1135/UJA1136.
Auto mode: The converter will be in Auto mode when the required output voltage is in the
same range as the input voltage. In this mode, all four switches operate to maintain the
output voltage at the correct level, independently of the input voltage.
/6036
RXWSXW
96036
%227+
&6036
/
*1'6036
/
%227+
%$76036
LQSXW
'
6
6
&$3$
6
'
6
8-$[
&$3%
$8720$7,&%8&.$1'%226702'(&21752//(5
DDD
Fig 8.
Configuring the automatic Buck and Boost mode controller
Bootstrap cycle: In Buck, Boost and Auto modes, a bootstrap capacitor charge cycle is
inserted after every 32nd PWM cycle. The duration of the charge cycle is 1/4 of a PWM
cycle. During the bootstrap charge cycle, both sides of the coil are connected to ground.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
35 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
In Pass-through mode (see Section 7.8.4.4), a bootstrap charge cycle only occurs if one
of the bootstrap voltages drops below the minimum voltage required to keep S1 and S3
switched on properly. The bootstrap charge cycle frequency is automatically reduced to
minimize quiescent current.
7.8.4.3
Start-up and inrush currents
The SMPS can start up at any battery voltage above the power-on level. It switches
automatically to Boost, Buck or Auto mode as required by the battery voltage level and
output voltage setting. The auto up/down mechanism allows for a controlled start-up, even
when the input voltage is lower than the desired output voltage. Unlike a conventional
boost-converter, the SMPS does not require a voltage at the output to start up.
To avoid excessive inrush currents and coil saturation at start-up, the rate of increase of
the coil current is limited by the switching control mechanism when the SMPS is starting
up. This function also prevents overshoot at the output voltage during start-up.
7.8.4.4
Pass-through mode operation
When the output load is light, it may not be necessary to use the SMPS as a pre-regulator
for V1 and/or V2 since the internal power dissipation will be relatively low, even when
using linear regulators. For example, the microcontroller still needs to be supplied when
the SBC is in Standby mode, even though it may be switched to a low-current mode.
Pass-through mode is provided for such situations.
In Pass-through mode, switches S1 and S3 are closed. The internal power consumption
of the SMPS is negligible. The output voltage mirrors the input voltage, less the voltage
drop across the coil and the switches.
Pass-through mode is selected via bits SMPSC in the SMPS control register (Table 23).
When SMPSC is set to 11, the UJA113x switches to Pass-through mode provided no
over- or under-voltage is detected and the load current is below the pass-through
overcurrent threshold, Ith(ocd)(VSMPS). The transition from a switching mode to
Pass-through mode is made gradually to avoid overshoots and oscillations on VSMPS
(see Section 7.8.4.5).
Pass-through mode is automatically disabled and the SMPS is reactivated under any of
the following conditions:
•
•
•
•
undervoltage detected (VBATSMPS < Vuvd(BATSMPS))
overvoltage detected (VBATSMPS > Vovd(BATSMPS))
the chip temperature rises above the overtemperature warning threshold (Tth(warn)otp)
the load current exceeds the pass-through overcurrent threshold, Ith(ocd)(VSMPS)
Undervoltage protection prevents a system reset being generated by a falling battery
supply voltage. Overvoltage protection ensures that loads connected to the SMPS output
are not exposed to the high voltages that could be generated during a jump start or load
dump. Overvoltage protection also allows 16 V ceramic capacitors to be used at the
SMPS output.
When the chip temperature exceeds the overtemperature warning threshold, the SMPS is
reactivated to reduce internal dissipation. If the load current exceeds the pass-through
overcurrent threshold, Ith(ocd)(VSMPS), the SMPS is reactivated to limit the output current in
the event of a short-circuit condition on the VSMPS pin.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
36 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
A timer is started as soon as the SMPS is activated. If the condition that caused the SMPS
to leave Pass-through mode is removed before the timer expires (after td(act)), the return to
Pass-through mode is postponed until the timer has expired (td(act) is the minimum time
the SMPS spends in switched mode before a transition to Pass-through mode can be
attempted).
When the SMPS is active, it is not possible to determine if an overcurrent would be
detected in Pass-through mode. So the SMPS will attempt to return to Pass-through mode
after td(act) if Pass-through mode is still selected (SMPSC = 11) and no over- or
under-voltage is present. If an overcurrent is detected, the SMPS will be activated again
(after tt(sw-pt)). So a continuous overcurrent causes the SMPS to cycle through active and
Pass-through modes with a period of td(act) + tt(sw-pt).
Automatic transition in and out of Pass-through mode is illustrated in Figure 9.
During the transition from Pass-through to an active SMPS operating mode, the voltage
on the VSMPS pin remains above the selected output voltage. This precaution
guarantees that the voltage regulator(s) remains in regulation and within specification. It
also ensures that the system can withstand load current transients on the V1 regulator
output from 0 mA to 500 mA in Standby mode.
SMPS control bit SMPSC = 11
Vuvd(BATSMPS) < VBATSMPS < Vovd(BATSMPS)
&
SMPS enters Pass-through mode
VVSMPS = VBATSMPS
IVSMPS < Ith(ocd)(VSMPS)
VBATSMPS
Vovd(BATSMPS)
VVSMPS
Vuvd(BATSMPS)
VVSMPS(SMPSOC)(1)
IVSMPS
Ith(ocd)(VSMPS)
aaa-008923
(1) VVSMPS(SMPSOC) is the SMPS output voltage selected via bits SMPSOC
Fig 9.
The SMPS switches in and out of Pass-through mode automatically when activated (SMPSC = 11)
7.8.4.5
Transitions to and from Pass-through mode
When switching to Pass-through mode, the SMPS cannot simply close the two high-side
switches (S1 and S3) as this would generate very large transient currents in the coil and a
large output voltage overshoot. Instead, the SMPS controller slowly increase the duty
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
37 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
cycle. As soon as the controller detects a 100% duty cycle it stops switching and only
generates filling pulses to keep the bootstrap capacitors charged. The time required to
reach 100% duty cycle depends on the output load. The transition is always completed
within tt(sw-pt). This behavior is illustrated in Figure 10.
9%$76036
996036
/
GHWHUPLQHGE\ORDG
WWVZSW
DDD
(1) Pass-through mode activated (SMPSC = 11) AND (Vuvd(BATSMPS) < VBATSMPS < Vovd(BATSMPS)) AND IVSMPS < Ith(ocd)(VSMPS)
(2) The output voltage rises until the PWM duty cycle reaches 100 %. The time required depends on the output load.
(3) All non-essential circuitry is switched off after tt(sw-pt) and a low-current mode is activated. Overcurrent detection is enabled.
Fig 10. Transition from switched mode to Pass-through mode
After the fixed transition time (tt(sw-pt)), all analog modules involved in SMPS switching are
switched off to conserve current. The pass-through control module will remain active to
provide regular filler pulses to keep the bootstrap supply capacitors charged. It will also
monitor the over- and under voltage indicator signals. The SMPS will meet Standby mode
current requirements.
The transition time is inserted to allow the system (microcontroller) some time to switch to
a sleep mode after switching on Pass-through mode.
When the SMPS is triggered to leave Pass-through mode, VVSMPS is likely to be much
greater than the programmed value. To achieve a smooth transition, all analog circuits are
started up and all switching is suspended. This will cause VVSMPS to fall. Once VVSMPS
falls below the programmed output voltage level plus 100 mV, normal switching is
resumed. The time between disabling Pass-through mode and the SMPS starting
switching is determined by the output load.
To prevent the SMPS rapidly oscillating between switching and Pass-through mode, it will
remain in switching mode for at least td(act) before attempting to return to Pass-through
mode.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
38 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
996036
9%$76036
/
GHWHUPLQHGE\ORDG
WGDFW
DDD
(1) Pass-through mode disabled (SMPSC 11) OR VBATSMPS < Vuvd(BATSMPS) OR
VBATSMPS > Vovd(BATSMPS) OR IVSMPS > Ith(ocd)(VSMPS) OR IC temperature > Tth(warn)otp. All switches
are open.
(2) VVSMPS = programmed VVSMPS + 100 mV. Switching restarts.
(3) Pass-through can be entered again after td(act) (provided all requirements are met). If IVSMPS >
Ith(ocd)(VSMPS) when the SMPS re-enters Pass-through mode, it will start switching again after
tt(sw-pt). The circuit will switch repeatedly between switching and Pass-through modes with a cycle
time of td(act) + tt(sw-pt) while IVSMPS > Ith(ocd)(VSMPS).
Fig 11. Transition from Pass-through mode to switched mode
7.8.4.6
Overload protection
Output current limiting protects the SMPS and the control module against short circuits at
the output.
Under normal operating conditions, the SMPS minimizes internal power dissipation.
However, if the input voltage is low when the SMPS is required to supply a heavy load in
Boost mode, the input current can significantly exceed the output current. When this
happens, the power dissipated in the internal switches and diodes can lead to thermal
overload. Thermal shutdown can be avoided by reducing the load current and/or the
SMPS output voltage. An overtemperature warning (status bit OTWS = 1; see Table 6)
can be interpreted as a request to take appropriate action.
The UJA113x provides an option to reduce the SMPS output voltage to 5 V automatically
when the overtemperature warning threshold has been exceeded. This option is enabled
by setting bit SMPSOTC in the SMPS control register (Table 23) to 1. When this option is
activated, the linear regulators fed by the SMPS are no longer able to supply 5 V.
However the output voltage of the regulator supplying the microcontroller may still be high
enough for it to remain operational. This depends on the supply voltage range of the
microcontroller. Automatic output voltage reduction is disabled (SMPSOTC = 0) at
power-up and when a pulse is received on RSTN.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
39 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.8.5 Linear regulators
The UJA113x contains two independent voltage regulators, V1 and V2.
7.8.5.1
V1 regulator
Regulator V1 is intended to supply the microcontroller, its periphery and additional CAN
transceivers and delivers up to 500 mA at 3.3 V or 5 V. It is supplied internally from the
output of the SMPS.
The output voltage on V1 is monitored continuously. A system reset is generated if the
voltage on V1 falls below the undervoltage threshold.
For the 5 V versions of the UJA113x (UJA113x/5V0), the undervoltage threshold (60 %,
70 %, 80 % or 90 % of the nominal V1 voltage) is selected via bits V1RTC in the
Regulator control register (Table 25). The default value of the undervoltage threshold at
power-up is determined by the value of bits V1RTSUC in the SBC configuration control
register (Table 9). The SBC configuration control register is in non-volatile memory,
allowing the user to define the undervoltage threshold (V1RTC) at start-up.
For the 3.3 V versions (UJA113x/5V0), the 90 % threshold always applies (regardless of
the V1RTC and V1RTSUC setting).
In addition, a warning is issued (a V1UI interrupt) if V1 drops below 90 % of the nominal
value (provided the interrupt is enabled; V1UIE = 1). The UJA113x/5V0 can use this
information to warn the microcontroller that the level on V1 is outside the nominal supply
range when the 60 %, 70 % or 80 % threshold is selected. The status of V1, whether the
output voltage is above or below the 90 % undervoltage threshold, can be read via bit V1S
in the Supply voltage status register (Table 22).
In reverse supply situations (e.g. when the attached microcontroller is in low-power mode
and current is injected via its port pins to its supply pins), internal clamp circuitry ensures
that the voltage on pin V1 remains below 6 V.
7.8.5.2
Voltage regulator V2
Voltage regulator V2 is a 5 V regulator with two outputs V2 and VEXT.
If the regulator is intended to supply external components that require protection against
shorts to battery and shorts to ground, the VEXT output should be selected, leaving pin
V2 open. Bit VEXTAC must be set to 0 (see Table 9). In this configuration, the output
current flows through a transistor connected between V2 and VEXT (see Figure 1). This
transistor is automatically deactivated if an overvoltage is detected at pin VEXT. The
transistor is re-enabled when the overvoltage condition is removed, reactivating VEXT.
Pins V2 and VEXT should be shorted together when the regulator is being used to supply
internal loads (e.g. the CAN transceiver and other peripheral loads). In this case, bit
VEXTAC should be set to 1 (VEXTAC is located in non-volatile memory).
The V2 output pin is not protected against shorts to the battery, but connecting V2 to
VEXT reduces the supply voltage needed on BATV2 to generate 5 V at the output at low
battery voltages. The configuration options are illustrated in Figure 12.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
40 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
V2 is enabled and disabled via bits V2C in the Regulator control register (Table 25). The
value of bits V2SUC in the Start-up control register (Table 11) determine the default value
at power-up. The Start-up control register is in non-volatile memory (see Section 7.13),
allowing the user to define the configuration of V2 at start-up.
%$79
%$79
9
9
8-$[
8-$[
9(;7
)
9
H[WHUQDO
ORDGV
LQWHUQDO
ORDGV
9(;7
)
9
DDD
Fig 12. V2/VEXT configuration options for suppling internal and external loads
The output voltage on VEXT is monitored continuously. Warnings are issued when the
voltage drops below 90 % of the nominal value (VEXTUI interrupt) or rises to 110 % of the
nominal value (VEXTOI interrupt). This information can be used to warn the
microcontroller that the level on VEXT is outside the nominal supply range or that a failure
has occurred. The status of VVEXT can be read via bits VEXTS in the Supply voltage
status register (Table 22).
The UJA113x can be configured to shut down V2 automatically when the battery monitor
detects an under- or overvoltage on the battery supply (via bits V2SC; see Table 25).
7.8.5.3
Regulator control register
Table 25.
Regulator control register (address 10h)
Bit
Symbol
Access Value
7:6
reserved
R
5:4
V2SC
R/W
V2 shutdown response to a battery over- or undervoltage:
00
no shut-down in response to under- or overvoltage
01
shut-down in response to an undervoltage
10
shut-down in response to an overvoltage
11
3:2
1:0
[1]
UJA113X_SERIES
Product data sheet
V2C
V1RTC
R/W
R/W
Description
[1]
shut-down in response to under- and overvoltage
V2 control:
00
V2 off in all modes
01
V2 on in Normal mode
10
V2 on in Normal, Standby and Reset modes
11
V2 on in Normal, Standby, Sleep, Reset and FSP modes
[2]
V1 undervoltage reset threshold:
00
reset threshold set to 90 % of V1 nominal output voltage
01
reset threshold set to 80 % of V1 nominal output voltage
10
reset threshold set to 70 % of V1 nominal output voltage
11
reset threshold set to 60 % of V1 nominal output voltage
Default value at power-up defined by setting of bits V2SUC (see Table 11).
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
41 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
[2]
Valid for the UJA113x/5V0 versions only; for the UJA113x/3V3 versions, the V1 undervoltage reset
threshold is always 90 % of the nominal value. Default value at power-up defined by setting of bits
V1RTSUC. (see Table 9).
7.9 CAN and LIN bus transceivers
7.9.1 High-speed CAN transceiver
The integrated high-speed CAN transceiver is designed for active communication at bit
rates up to 1 Mbit/s (up to 2 Mbit/s in the CAN FD data field), providing differential transmit
and receive capability to a CAN protocol controller. The transceiver is ISO 11898-2:201x
(upcoming merged ISO 11898-2/5/6 standard) compliant. It is supplied via pin VCAN,
which can be connected to the output of V2, for example, or to V1 in the 5 V version
(UJA113x/5V0).
The CAN transceiver supports autonomous CAN biasing. When the SBC detects activity
on the CAN-bus, it activates autonomous CAN biasing if the CAN transceiver is inactive.
This is useful when the node is disabled due to a malfunction in the microcontroller. The
SBC ensures that the CAN-bus is correctly biased so that communication is not disturbed
by a disabled ECU. The autonomous CAN bias voltage is derived directly from the battery,
so it is active even if VCAN is not supplied.
7.9.1.1
CAN operating modes
The integrated CAN transceiver supports four operating modes: Active, Listen-only,
Offline and Offline Bias (see Figure 13). The CAN transceiver operating mode depends on
the UJA113x operating mode and on the setting of bits CMC in the CAN control register
(Table 26).
When the UJA113x is in Normal mode, the CAN transceiver operating mode (Active,
Listen-only or Offline) can be selected via bits CMC in the CAN control register (Table 26).
When the UJA113x is in Standby or Sleep modes, the transceiver is forced to Offline or
Offline Bias mode (depending on bus activity).
CAN Active mode: In CAN Active mode, the transceiver can transmit and receive data
via CANH and CANL. The differential receiver converts the analog data on the bus lines
into digital data, which is output on pin RXDC. The transmitter converts digital data
generated by the CAN controller (input on pin TXDC) into analog signals suitable for
transmission over the CANH and CANL bus lines.
CAN Active mode is selected when CMC = 01 or 10. When CMC = 01, VCAN
undervoltage detection is enabled and the transceiver will go to CAN Offline or CAN
Offline Bias mode when the voltage on VCAN drops below the undervoltage detection
threshold, (VVCAN < Vuvd(VCAN)). When CMC = 10, VCAN undervoltage detection is
disabled. The transmitter will remain active until the voltage on V1 drops below the V1
reset threshold (selected via bits V1RTC). The SBC will then switch to Reset mode and
the transceiver will switch to CAN Offline or CAN Offline Bias mode.
The CAN transceiver is in Active mode when:
• the UJA113x is in Normal mode (MC = 111) and the CAN transceiver has been
enabled by setting bits CMC in the CAN control register to 01 or 10 (see Table 26)
and:
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
42 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
– if CMC = 01, the voltage on pin VCAN is above the undervoltage detection
threshold (Vuvd(VCAN))
– if CMC = 10, the voltage on pin V1 is above the V1 reset threshold OR
• the SBC is in Forced Normal mode with VVCAN > Vuvd(VCAN)
If pin TXDC is held LOW (e.g. by a short-circuit to GND) when CAN Active mode is
selected via bits CMC, the transceiver will not enter CAN Active mode but will switch to or
remain in CAN Listen-only mode. It will remain in Listen-only mode until pin TXDC goes
HIGH in order to prevent a hardware and/or software application failure from driving the
bus lines to an unwanted dominant state.
In CAN Active mode, the CAN bias voltage is derived from the supply voltage on VCAN.
The application can determine whether the CAN transceiver is ready to transmit/receive
data or is disabled by reading the CAN Transceiver Status (CTS) bit in the Transceiver
Status Register (Table 28).
CAN Listen-only mode: Listen-only mode enables basic selective wake-up using the
CAN protocol controller in the host microcontroller. In Listen-only mode the CAN
transmitter is disabled, reducing current consumption. The CAN receiver and CAN biasing
remain active. This enables the host microcontroller to switch to a low-power mode in
which an embedded CAN protocol controller remains active, waiting for a signal to wake
up the microcontroller.
The CAN transceiver is in Listen-only mode when:
• the UJA113x is in Normal or Standby mode and CMC = 11 OR
• the UJA113x is in Forced Normal mode and VVCAN < Vuvd(VCAN)
Note that VVCAN does not need to remain active (> Vuvd(VCAN)) in CAN Listen-only mode.
However, the CAN transceiver will not leave Listen-only mode while TXDC is LOW or if
CAN Active mode is selected by setting CMC = 01 while VVCAN < Vuvd(VCAN).
CAN Offline and Offline Bias modes: In CAN Offline mode, the transceiver monitors the
CAN bus for a wake-up event, provided CAN wake-up detection is enabled (CWIE = 1;
see Table 67). CANH and CANL are biased to GND.
CAN Offline Bias mode is the same as CAN Offline mode, with the exception that the CAN
bus is biased to 2.5 V. This mode is activated automatically when activity is detected on
the CAN bus while the transceiver is in CAN Offline mode. The transceiver will return to
CAN Offline mode if the CAN bus is silent (no CAN bus edges) for longer than tto(silence).
The CAN transceiver switches to CAN Offline mode from CAN Active or CAN Listen only
mode if:
• the SBC switches to Sleep, Reset or FSP mode OR
• the SBC is in Normal mode and CMC = 00 OR
• the SBC is in Standby mode and CMC = 00, 01 or 10
provided the CAN-bus has been inactive for at least tto(silence). If the CAN-bus has been
inactive for less than tto(silence), the CAN transceiver switches first to CAN Offline Bias
mode and then to CAN Offline mode once the bus has been silent for tto(silence).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
43 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
The CAN transceiver switches to CAN Offline/Offline Bias mode from CAN Active mode if
CMC = 01 and VVCAN < Vuvd(VCAN) or CMC = 10 and the voltage on V1 drops below the
V1 reset threshold.
The CAN transceiver switches to CAN Offline mode:
• from CAN Offline Bias mode if no activity is detected on the bus (no CAN edges) for
t > tto(silence) OR
• when the SBC switches from Off or Overtemp mode to Reset mode
The CAN transceiver switches from CAN Offline mode to CAN Offline Bias mode if:
• a standard wake-up pattern (according to ISO 11898-5) is detected on the CAN bus
OR
• the SBC is in Normal mode, CMC = 01 and VVCAN < Vuvd(VCAN)
CAN off mode: The CAN transceiver is switched off completely with the bus lines floating
when:
• the SBC switches to Off or Overload mode OR
• CSC 00 AND CAN shut down condition true OR
• VBAT and VSMPS fall below the CAN receiver undervoltage detection threshold,
Vuvd(CAN)
It is switched on again on entering CAN Offline mode when VBAT or VSMPS is above the
undervoltage release threshold (Vuvr(CAN)) and the SBC is no longer in Off/Overload
mode. CAN Off mode prevents reverse currents flowing from the bus when the battery
supply to the SBC is lost.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
44 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
&$1$FWLYH
>1RUPDO&0& 25
1RUPDO&0& 99&$1!
9XYG9&$125
)RUFHG1RUPDO
99&$1!9XYG9&$1@
7;'&+,*+
>6OHHS255HVHW25)6325
6WDQGE\&0&25
1RUPDO&0& 25
&0& 99&$19XYG9&$1@
W!WWRVLOHQFH
WUDQVPLWWHURQ
UHFHLYHURQ
5;'&ELWVWUHDP
&$1+&$1/WHUPLQDWHG
WR9&$1
>1RUPDO256WDQGE\&0& @25
)RUFHG1RUPDO99&$19XYG9&$1
>6OHHS255HVHW25)6325
6WDQGE\&0&25
1RUPDO&0& 25
&0& 99&$19XYG9&$1@
WWWRVLOHQFH
>1RUPDO&0& 25
>1RUPDO&0& 25
1RUPDO&0& 99&$1!
1RUPDO&0& 99&$1!
>1RUPDO
9XYG9&$125
9XYG9&$1@7;'&+,*+
&0& 25
)RUFHG1RUPDO
1RUPDO&0& 99&$1!9XYG9&$1@7;'&+,*+
99&$1!9XYG9&$1@
7;'&/2:
>1RUPDO256WDQGE\&0& @25
>1RUPDO&0& 25
1RUPDO&0& 99&$1!9XYG9&$17;'&/2:@
&$12IIOLQH%LDV
WUDQVPLWWHURII
5;'&ZDNHXS+,*+
&$1+&$1/WHUPLQDWHG
WR9
&$1/LVWHQRQO\
WUDQVPLWWHURII
UHFHLYHURQ
5;'&ELWVWUHDP
&$1+&$1/WHUPLQDWHG
WR9
>6OHHS255HVHW25)6325
6WDQGE\&0&25
1RUPDO&0& @
WWWRVLOHQFH
>6OHHS255HVHW25)6325
6WDQGE\&0&25
1RUPDO&0& @
W!WWRVLOHQFH
&$1ZDNHXSSDWWHUQ25
1RUPDO&0& 99&$19XYG9&$1
>1RUPDO256WDQGE\&0& @25
>1RUPDO&0& 25
1RUPDO&0& 99&$1!9XYG9&$17;'&/2:@25
)RUFHG1RUPDO99&$19XYG9&$1
IURPDOOPRGHV
6%&HQWHUV2II2YHUORDG25
9%$7DQG960369XYG&$125
&6&&$1VKXWGRZQFRQGLWLRQ
>6OHHS255HVHW25)6325
6WDQGE\&0&25
1RUPDO&0& @
W!WWRVLOHQFH
&$12IIOLQH
&$12II
WUDQVPLWWHURII
5;'&ZDNHXS+,*+
&$1+&$1/WHUPLQDWHG
WR*1'
6%&OHDYHV
2II2YHUWHPS
QRVKXWGRZQFRQGLWLRQ
>9%$7RU96036!9XYU&$1@
WUDQVPLWWHURII
UHFHLYHURII
5;'&+,*+
&$1+&$1/IORDWLQJ
DDD
Fig 13. CAN transceiver state machine
7.9.1.2
CAN standard wake-up (partial networking not enabled)
If the CAN transceiver is in Offline or Offline Bias mode and CAN wake-up is enabled
(CWIE = 1), but CAN selective wake-up is disabled (CPNC = 0 or PNCOK = 0), the
UJA113x will monitor the bus for a wake-up pattern.
A filter at the receiver input prevents unwanted wake-up events occurring due to
automotive transients or EMI. A dominant-recessive-dominant wake-up pattern must be
transmitted on the CAN bus within the wake-up timeout time (tto(wake)) to pass the wake-up
filter and trigger a wake-up event (see Figure 14; note that additional pulses may occur
between the recessive/dominant phases). The recessive and dominant phases must last
at least twake(busrec) and twake(busdom), respectively.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
45 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
GRPLQDQW
WGRPWZDNHEXVGRP
UHFHVVLYH
GRPLQDQW
WUHFWZDNHEXVUHF
WGRPWZDNHEXVGRP
WZDNHWWRZDNH
&$1ZDNHXS
DDD
Fig 14. CAN wake-up timing showing a valid wake-up pattern
When a valid CAN wake-up pattern is detected on the bus, CAN wake-up interrupt bit CWI
in the Transceiver interrupt status register is set (see Table 60) and pin RXDC is driven
LOW. If the SBC was in Sleep mode when the wake-up pattern was detected, V1 is
enabled to supply the microcontroller and the SBC switches to Standby mode via Reset
mode.
7.9.1.3
CAN partial networking (UJ113xFD only)
Partial networking allows nodes in a CAN network to be selectively activated in response
to dedicated wake-up frames (WUF). Only nodes that are functionally required are active
on the bus while the other nodes remain in a low-power mode until needed.
If both CAN wake-up detection (CWIE = 1) and CAN selective wake-up (CPNC = 1) are
enabled, and the partial networking registers are configured correctly (PNCOK = 1), the
transceiver monitors the bus for dedicated CAN wake-up frames.
Wake-up frame (WUF): A wake-up frame is a CAN frame according to ISO11898-1:2003,
consisting of an identifier field (ID), a Data Length Code (DLC), a data field and a Cyclic
Redundancy Check (CRC) code including the CRC delimiter.
The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via
bit IDE in the Frame control register (Table 32).
A valid WUF identifier is defined and stored in the ID registers (Table 30). An ID mask can
be defined to allow a group of identifiers to be recognized as valid by an individual node.
The identifier mask is defined in the mask registers (Table 31), where a 1 means ‘don’t
care’.
In the example illustrated in Figure 15, based on the standard frame format, the 11-bit
identifier is defined as 0x1A0. The identifier is stored in ID registers 2 (0x29) and 3 (0x2A).
The three least significant bits of the ID mask, bits 2 to 4 of Mask register 2 (0x2D), are set
to 1, which means that the corresponding identifier bits are ‘don’t care’. This means that
any of eight different identifiers will be recognized as valid in the received WUF (from
0x1A0 to 0x1A7).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
46 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
UJA1132FDx SPI Settings
11-bit Identifier field:
0x1A0 stored in ID
registers 2 and 3
0
0
1
1
0
1
0
0
0
0
0
ID mask:
0x007 stored in Mask
registers 2 and 3
0
0
0
0
0
0
0
0
1
1
1
1
0
1
0
0
x
x
x
Valid Wake-Up Identifiers: 0x1A0 to 0x1A7
0
0
1
aaa-011930
Fig 15. Evaluating the ID field in a selective wake-up frame
The data field indicates which nodes are to be woken up. Within the data field, groups of
nodes can be predefined and associated with bits in a data mask. By comparing the
incoming data field with the data mask, multiple groups of nodes can be woken up
simultaneously with a single wake-up message.
The data length code (bits DLC in the Frame control register; Table 32) determines the
number of data bytes (between 0 and 8) expected in the data field of a CAN wake-up
frame. If one or more data bytes are expected (DLC 0000), at least one bit in the data
field of the received wake-up frame must be set to 1 and at least one equivalent bit in the
associated data mask register in the transceiver (see Table 33) must also be set to 1 for a
successful wake-up. Each matching pair of 1s indicates a group of nodes to be activated
(since the data field is up to 8 bytes long, up to 64 groups of nodes can be defined). If
DLC = 0, a data field is not expected.
In the example illustrated in Figure 16, the data field consists of a single byte (DLC = 1).
This means that the data field in the incoming wake-up frame is evaluated against data
mask 7 (stored at address 6Fh; see Table 33 and Figure 19). Data mask 7 is defined as
10101000 in the example. This means the node is assigned to three groups (Group1,
Group 3 and Group 5).
The received message shown in Figure 16 could, potentially, wake up four groups of
nodes: groups 2, 3, 4 and 5. Two matches are found (groups 3 and 5) when the message
data bits are compared with the configured data mask (DM7).
'/&
VWRUHG
YDOXHV
UHFHLYHG
PHVVDJH
'DWDPDVN
*URXSV
DDD
Fig 16. Evaluating the Data field in a selective wake-up frame
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
47 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Optionally, the data length code and the data field can be excluded from the evaluation of
the wake-up frame. If bit PNDM = 0, only the identifier field is evaluated to determine if the
frame contains a valid wake-up message. If PNDM = 1 (the default value), the data field is
included for wake-up filtering.
When PNDM = 0, a valid wake-up message is detected and a wake-up event is captured
(and CW is set to 1) when:
• the identifier field in the received wake-up frame matches the pattern in the ID
registers after filtering AND
• the CRC field in the received frame (including a recessive CRC delimiter) was
received without error
When PNDM = 1, a valid wake-up message is detected when:
• the identifier field in the received wake-up frame matches the pattern in the ID
registers after filtering AND
• the frame is not a Remote frame AND
• the data length code in the received message matches the configured data length
code (bits DLC) AND
• if the data length code is greater than 0, at least one bit in the data field of the
received frame is set and the corresponding bit in the associated data mask register is
also set AND
• the CRC field in the received frame (including a recessive CRC delimiter) was
received without error
If the UJA113xFD receives a CAN message containing errors (e.g. a ‘stuffing’ error) that
are transmitted in advance of the ACK field, an internal error counter is incremented. If a
CAN message is received without any errors appearing in front of the ACK field, the
counter is decremented. Data received after the CRC delimiter and before the next Start
of Frame (SOF) is ignored by the partial networking module. If the counter overflows
(counter > 31), a frame detect error is captured (PNFDEI = 1) and the device wakes up;
the counter is reset to zero when the bias is switched off and partial networking is
re-enabled.
Partial networking is assumed to be configured correctly when PNCOK is set to 1 by the
application software. The UJA113xFD clears PNCOK after a write access to any of the
CAN partial networking configuration registers (see Section 7.9.8).
If selective wake-up is disabled (CPNC = 0) or partial networking is not configured
correctly (PNCOK = 0), and the CAN transceiver is in Offline mode with wake-up enabled
(CWIE = 1), then any valid wake-up pattern according to ISO 11898-2:201x (upcoming
merged ISO 11898-2/5/6 standard) will trigger a wake-up event.
If the CAN transceiver is not in Offline or Offline Bias mode (CMC 00) or CAN wake-up
is disabled (CWIE = 0), all wake-up patterns on the bus will be ignored.
CAN FD frames: CAN FD stands for ‘CAN with Flexible Data-Rate’. It is based on the
CAN protocol as specified in the upcoming ISO 11898-1:201x standard.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
48 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
CAN FD is being gradually introduced into automotive market. In time, all CAN controllers
will be required to comply with the new standard (enabling ‘FD-active’ nodes) or at least to
tolerate CAN FD communication (enabling ‘FD-passive’ nodes). The UJA113xFD
supports FD-passive features by means of a dedicated implementation of the partial
networking protocol.
The UJA113xFD can be configured to recognize CAN FD frames as valid CAN frames.
When CFDC = 1, the error counter is decremented every time the control field of a CAN
FD frame is received. The UJA113xFD remains in low-power mode (CAN FD-passive)
with partial networking enabled. CAN FD frames are never recognized as valid wake-up
frames, even if PNDM = 0 and the frame contains a valid ID. After receiving the control
field of a CAN FD frame, the UJA113xFD ignores further bus signals until idle is again
detected.
CAN FD frames are interpreted as frames with errors by the partial networking module
when CFDC = 0. So the error counter is incremented when a CAN FD frame is received. If
the ratio of CAN FD frames to valid CAN frames exceeds the threshold that triggers error
counter overflow, bit PNFDEI is set to 1 and the device wakes up.
7.9.1.4
Fail-safe features
TXDC dominant time-out: A TXDC dominant time-out timer is started when pin TXDC is
forced LOW while the transceiver is in Active Mode. If the LOW state on pin TXDC
persists for longer than the TXDC dominant time-out time (tto(dom)TXDC), the transmitter is
disabled, releasing the bus lines to recessive state. A CAN failure interrupt (CFI) is
generated, if enabled (CFIE = 1; see Table 67).
This function prevents a hardware and/or software application failure from driving the bus
lines to a permanent dominant state (blocking all network communications). The TXDC
dominant time-out timer is reset when pin TXDC goes HIGH. The status of the TXDC
dominant time-out can be read via bit CFS in the Transceiver status register (Table 28).
The TXDC dominant time-out time also defines the minimum possible bit rate of 40 kbit/s.
Pull-up on TXDC pin: Pin TXDC has an internal pull-up towards V1 to ensure a safe
defined state in case the pin is left floating.
CAN failure interrupt: A CAN failure interrupt is triggered (CFI = 1), if enabled, when
status bit VCS (indicating that VVCAN < Vuvd(VCAN)) or status bit CFS (indicating that pin
TXDC is clamped LOW) is set to 1.
CAN shut down in response to a battery under- or overvoltage: The CAN transceiver
can be configured to shut down if the battery monitor detects an under- or overvoltage on
the battery supply (see Section 7.8.2). The response of the CAN transceiver (to a BMUI
and/or BMOI interrupt) is configured via bits CSC in the CAN control register (Table 26).
This feature makes it possible to reduce current consumption very quickly when the
battery supply voltage drops below the undervoltage threshold, and/or to limit power
consumption when the battery supply voltage rises above the overvoltage threshold.
7.9.2 LIN transceiver(s)
The LIN transceiver(s) provides the interface between a Local Interconnect Network (LIN)
master/slave protocol controller and the physical bus in a LIN network. It is primarily
intended for in-vehicle sub-networks using baud rates from 1 kBd up to 20 kBd.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
49 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
For optimum support of LIN slave applications, the transceiver(s) contains an integrated
LIN slave termination resistor (connected between the LIN pin and pin BAT).
7.9.2.1
LIN 2.x/SAE J2602 compliant
The UJA113x is fully LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and SAE J2602 compliant. Since
the LIN physical layer is independent of higher OSI model layers (e.g. the LIN protocol),
nodes containing a LIN 2.2A-compliant physical layer can be combined, without
restriction, with LIN physical layer nodes that comply with earlier revisions (LIN 1.0, LIN
1.1, LIN 1.2, LIN 1.3, LIN 2.0, LIN 2.1 and LIN 2.2).
7.9.3 LIN operating modes
The integrated LIN transceiver(s) supports three operating modes: Active, Offline and
Listen only. In the UJA1132 and UJA1136, the dual LIN transceivers can be controlled
independently, so one can be active while the other is off.
)RUFHG1RUPDO
9%$7!9XYG/,1
QR2II2YHUORDGFRQGWLRQ
1RUPDO
/0& /,1$FWLYH
IURPDQ\VWDWH
WUDQVPLWWHURQ
UHFHLYHURQ
5;'&ELWVWUHDP
1RUPDO256WDQGE\
/0& 6OHHS255HVHW25)6325
6WDQGE\/0& 25
1RUPDO/0& 1RUPDO/0& 1RUPDO/0& 6OHHS255HVHW25)6325
6WDQGE\/0& 25
1RUPDO/0& 6OHHS255HVHW25)6325
6WDQGE\/0& 25
1RUPDO/0& /,12IIOLQH
WUDQVPLWWHURII
UHFHLYHUZDNHXSRII
5;'/ZDNHXS+,*+
1RUPDO256WDQGE\
/0& 9%$7!9XYG/,1
QR2II2YHUORDG)RUFHG1RUPDOFRQGLWLRQ
/,1/LVWHQRQO\
WUDQVPLWWHURII
UHFHLYHURQ
5;'/ELWVWUHDP
IURPDQ\VWDWH
/,12II
WUDQVPLWWHURII
UHFHLYHURII
5;'/+,*+
1RUPDO25
6WDQGE\
/0& 1RUPDO9%$79XYG/,125
2II2YHUORDGFRQGWLRQ
DDD
Fig 17. LIN transceiver state machine
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
50 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.9.3.1
LIN Active mode
In LIN Active mode, the transceiver can transmit and receive data via the LIN bus pins.
The receiver detects data streams on the LIN bus (via pin LINn) and transfers the input
data to the microcontroller via pin RXDLn. LIN recessive is represented by a HIGH level
on RXDLn; LIN dominant is represented by a LOW level.
Transmit data streams from the protocol controller on the TXDLn input are converted by
the transmitters into optimized bus signals shaped to minimize EME.
The LIN transceiver is in Active mode when:
• the SBC is in Normal mode (MC = 111) and the LIN transceiver has been enabled by
setting bit LMCn in the LIN mode control register to 01 or 10 (see Table 27) and the
supply voltage on pin BAT is above the LIN undervoltage detection threshold
(VBAT > Vuvd(LIN)) OR
• the SBC is in Forced Normal mode (FNMC = 1) and the supply voltage on pin BAT is
above the LIN undervoltage detection threshold (VBAT > Vuvd(LIN))
7.9.3.2
LIN Offline mode
In Offline mode, the LIN transceiver monitors the LIN bus for a remote wake-up event,
provided LIN wake-up detection is enabled (LWInE = 1; see Table 67) and
VBAT > Vuvd(LIN).
A filter at the receiver input prevents automotive transients or EMI triggering invalid
wake-up events. A LOW level on the LIN bus lasting at least twake(dom)LIN followed by a
rising edge triggers a remote wake-up event (see Figure 18). Pin RXDLx is driven LOW
and an LWIn interrupt is generated to signal to the microcontroller that a remote wake-up
event has been detected. If the SBC is in Sleep mode when the remote-wake up event is
triggered, it switches to Standby mode, enabling the microcontroller supply on V1.
The LIN transceiver switches to LIN Offline mode from LIN Active or LIN Listen-only mode
when:
• the SBC is in Sleep, Reset or FSP mode OR
• the SBC is in Normal mode with LMCn = 00 OR
• the SBC is in Standby mode with LMCn = 00, 01 or 10 OR
and from LIN Off mode when:
• the supply voltage on pin BAT is above the LIN undervoltage detection threshold
(VBAT > Vuvd(LIN)) and the SBC is not in Off or Overload mode.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
51 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
/,1[
ZDNHXS
5;'/[
WZDNHGRP/,1
DDD
Fig 18. LIN wake-up timing diagram
7.9.3.3
LIN Listen-only mode
In Listen-only mode, the LIN transmitter is disabled. The LIN receiver remains active,
allowing the microcontroller to monitor activity on the bus while not transmitting.
The LIN transceiver is in Listen-only mode when:
• the SBC is in Normal or Standby mode AND
• LMCn = 11 AND
• the supply voltage on pin BAT is above the LIN undervoltage detection threshold
(VBAT > Vuvd(LIN))
7.9.3.4
LIN Off mode
The LIN transceiver is switched off completely in LIN Off mode. The bus lines are released
and remain in recessive state. The receiver is deactivated and unable to respond to a
wake-up pattern. The transceiver switches to LIN Off mode when:
• the SBC switches to Off or Overload mode OR
• VBAT falls below the LIN undervoltage detection threshold, Vuvd(LIN), while the SBC is
in Normal mode (undervoltage monitoring is switched off in Standby, Sleep and Reset
modes)
7.9.4 Fail-safe features
7.9.4.1
General fail-safe features
The following fail-safe features have been implemented:
• Pin TXDLn has an internal pull-up towards V1 to guarantee safe, defined states if this
pin is left floating
• The transmitter output stage current is limited in order to protect the transmitter
against short circuits to pin BAT
• A loss of power (pins BAT and GND) has no impact on the bus lines or on the
microcontroller. No reverse currents flow from the bus.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
52 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.9.4.2
TXDL dominant time-out
A TXDL dominant time-out timer circuit prevents the bus lines being driven to a permanent
dominant state (blocking all network communications) if pin TXDLn is forced permanently
LOW by a hardware and/or software application failure. The timer is triggered by a
negative edge on TXDLn. If the pin remains LOW for longer than the TXDL dominant
time-out time (tto(dom)TXDL), the transmitter is disabled, driving the bus line to a recessive
state. The timer is reset by a positive edge on TXDLn.
This function can be disabled (via bits LSCn; see Table 27) to allow the UJA113x to be
used in applications requiring the transmission and/or reception of long LOW sequences.
7.9.5 LIN slope control
Automatic slope control has been incorporated into the LIN transmitter, so it is not
necessary to select the bit rate.
7.9.6 Operation when supply voltage is outside specified operating range
If VBAT > 18 V or VBAT < 5 V, the LIN transceiver may remain operational, but parameter
values cannot be guaranteed to remain within the operating ranges specified in Table 90
and Table 91.
In LIN Active mode:
• If the input level on pin TXDLn is HIGH, the LIN transmitter output on pin LINn will be
recessive.
• If the input level on pin LINn is recessive, the receiver output on pin RXDLn will be
HIGH.
• If the voltage on pin VBAT rises to 28 V (e.g. during an automotive jump-start), reliable
LIN data transfer is still supported
• If VBAT < Vuvd(LIN), the LIN transceiver switches to Off mode (note that LIN
undervoltage detection is only active while the SBC is in Normal mode).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
53 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.9.7 Transceiver control and status registers
Table 26.
Bit
Symbol
Access Value
7
reserved
R
-
6
CFDC
R/W
[1]
5
4
3:2
1:0
[1]
PNCOK
CPNC
CSC
CMC
Product data sheet
R/W
R/W
Description
CAN FD control:
0
CAN FD tolerance disabled
1
CAN FD tolerance enabled
[1]
CAN partial networking configuration OK:
0
partial networking register configuration invalid (wake-up
via standard wake-up pattern only)
1
partial networking registers configured successfully
[1]
CAN partial networking control:
0
disable CAN selective wake-up
1
enable CAN selective wake-up
R/W
CAN shut-down control:
00
CAN transceiver is not shut down when a battery monitor
under- or overvoltage interrupt is generated
01
CAN transceiver shuts down in response to a battery
monitor undervoltage (BMUI) interrupt (SBC in Normal
mode)
10
CAN transceiver shuts down in response to a battery
monitor overvoltage (BMOI) interrupt (SBC in Normal
mode)
11
CAN transceiver shuts down in response to a BMUI or
BMOI interrupt (SBC in Normal mode)
R/W
CAN transceiver operating mode selection:
00
Offline/Offline Bias mode
01
Active mode (when the SBC is in Normal mode)
10
Active mode (when the SBC is in Normal mode); VCAN
undervoltage disabled
11
Listen-only mode
Valid for UJA113xFD/x variants only; otherwise reserved.
Table 27.
UJA113X_SERIES
CAN control register (address 20h)
LIN control register (address 21h)
Bit
Symbol
Access Value Description
7:6
LSC2
R/W
[1]
LIN2 slope control:
00
slope control active
01
slope control active
10
slope control active and TXDL dominant time-out
deactivated
11
reserved
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
54 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 27.
Bit
Symbol
Access Value Description
5:4
LMC2
R/W
3:2
1:0
[1]
LSC1
LIN2 transceiver operating mode selection:
00
Offline
01
Active mode (when the SBC is in Normal mode)
10
Active mode (when the SBC is in Normal mode)
11
Listen-only mode
LIN/LIN1 slope control:
00
slope control active
01
slope control active
10
slope control active and TXDL dominant time-out
deactivated
11
reserved
R/W
LIN/LIN1 transceiver operating mode selection:
00
Offline
01
Active mode (when the SBC is in Normal mode)
10
Active mode (when the SBC is in Normal mode)
11
Listen-only mode
UJA1132 and UJA1136 only; bits 7:4 are reserved in the UJA1131 and UJA1135 and should remain
cleared.
Transceiver status register (address 22h)
Bit
Symbol
Access Value
Description
7
CTS
R
CAN transmitter status:
6
5
4
3
Product data sheet
[1]
R/W
LMC1
Table 28.
UJA113X_SERIES
LIN control register (address 21h) …continued
CPNERR
CPNS
COSCS
CBSS
R
R
R
0
CAN transmitter disabled
1
CAN transmitter ready to transmit data
[1]
CAN partial networking error:
0
no CAN partial networking error detected (PNFDEI = 0
AND PNCOK = 1)
1
CAN partial networking error detected (PNFDEI = 1 OR
PNCOK = 0; wake-up via standard wake-up pattern
only)
[1]
CAN partial networking status:
0
CAN partial networking configuration error detected
(PNCOK = 0)
1
CAN partial networking configuration ok (PNCOK = 1)
[1]
CAN oscillator status:
0
CAN partial networking oscillator not running at target
frequency
1
CAN partial networking oscillator running at target
frequency
R
CAN-bus silence status:
0
CAN-bus has been inactive for less than tto(silence)
1
CAN-bus has been inactive for longer than tto(silence)
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
55 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 28.
Bit
Symbol
Access Value
Description
2
VLINS
R
LIN supply status:
1
0
[1]
UJA113X_SERIES
Product data sheet
Transceiver status register (address 22h) …continued
VCS
CFS
0
LIN supply ok in Normal mode or SBC not in Normal
mode
1
LIN switched to Offline mode due to a LIN undervoltage
event in Normal mode
R
CAN supply status:
0
VCAN undervoltage detection is deactivated or the
CAN supply is above the undervoltage threshold
(VVCAN > Vuvd(VCAN)) with VCAN undervoltage detection
active (it is only active when the SBC is in Normal mode
and CMC = 01 or CMC = 11)
1
CAN supply is below the undervoltage threshold
(VVCAN < Vuvd(VCAN)) with the SBC in Normal mode and
CMC = 01 or CMC = 11
R
CAN failure status:
0
no failure detected
1
CAN transmitter disabled due to a TXDC dominant
time-out event
Valid for UJA113xFD/x variants only; otherwise reserved.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
56 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.9.8 CAN partial networking configuration registers
Dedicated registers are provided for configuring CAN partial networking.
Table 29.
Data rate register (address 26h)
Bit
Symbol
Access
Value
7:3
reserved
R
-
2:0
CDR
R/W
Table 30.
000
50 kbit/s
001
100 kbit/s
010
125 kbit/s
011
250 kbit/s
100
reserved (intended for future use; currently
selects 500 kbit/s)
101
500 kbit/s
110
reserved (intended for future use; currently
selects 500 kbit/s)
111
1000 kbit/s
Symbol
Access
Value
Description
27h
7:0
ID7:ID0
R/W
-
bits ID7 to ID00 of the extended frame format
28h
7:0
ID15:ID8
R/W
-
bits ID15 to ID8 of the extended frame format
29h
7:2
ID23:ID18
R/W
-
bits ID23 to ID18 of the extended frame format
bits ID5 to ID0 of the standard frame format
1:0
ID17:ID16
R/W
-
bits ID17 to ID16 of the extended frame format
7:5
reserved
R
-
4:0
ID28:ID24
R/W
-
2Ah
Table 31.
bits ID28 to ID24 of the extended frame format
bits ID10 to ID6 of the standard frame format
ID mask registers 0 to 3 (addresses 2Bh to 2Eh)
Addr. Bit
Symbol
Access Value
Description
2Bh
7:0
IDM7:IDM0
R/W
-
ID mask bits 7 to 0 of extended frame format
2Ch
7:0
IDM15:IDM8
R/W
-
ID mask bits 15 to 8 of extended frame format
2Dh
7:2
IDM23:IDM18 R/W
-
ID mask bits 23 to 18 of extended frame format
ID mask bits 5 to 0 of standard frame format
1:0
IDM17:IDM16 R/W
-
ID mask bits 17 to 16 of extended frame format
7:5
reserved
-
4:0
IDM28:IDM24 R/W
2Eh
Table 32.
Product data sheet
CAN data rate selection:
ID registers 0 to 3 (addresses 27h to 2Ah)
Addr. Bit
UJA113X_SERIES
Description
R
-
ID mask bits 28 to 24 of extended frame format
ID mask. bits 10 to 6 of standard frame format
Frame control register (address 2Fh)
Bit
Symbol
Access
Value
Description
7
IDE
R/W
-
identifier format:
0
standard frame format (11-bit)
1
extended frame format (29-bit)
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
57 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 32.
UJA113X_SERIES
Product data sheet
Frame control register (address 2Fh) …continued
Bit
Symbol
Access
Value
Description
6
PNDM
R/W
-
partial networking data mask:
5:4
reserved
R
3:0
DLC
R/W
0
data length code and data field are ‘don’t care’ for
wake-up
1
data length code and data field are evaluated at
wake-up
number of data bytes expected in a CAN frame:
0000
0
0001
1
0010
2
0011
3
0100
4
0101
5
0110
6
0111
7
1000
8
1001 to
1111
tolerated, 8 bytes expected
Table 33.
Data mask registers (addresses 68h to 6Fh)
Addr.
Bit
Symbol
Access
Value
Description
68h
7:0
DM0
R/W
-
data mask 0 configuration
69h
7:0
DM1
R/W
-
data mask 1 configuration
6Ah
7:0
DM2
R/W
-
data mask 2 configuration
6Bh
7:0
DM3
R/W
-
data mask 3 configuration
6Ch
7:0
DM4
R/W
-
data mask 4 configuration
6Dh
7:0
DM5
R/W
-
data mask 5 configuration
6Eh
7:0
DM6
R/W
-
data mask 6 configuration
6Fh
7:0
DM7
R/W
-
data mask 7 configuration
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
58 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
'/&!
'0
'0
'0
'0
'0
'0
'0
'0
'/& '0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'/& '/& '/& '/& '/& '/& '/& '0
DDD
Fig 19. Data mask register usage for different values of DLC
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
59 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.10 High-voltage input/output pins (HVIOs; not available in UJA113xFD/0)
The UJA113x contains 4 or 8 high-voltage input/output pins (HVIO) that can be configured
via the SPI as high- or low-side drivers or as wake-up inputs. They are clustered in 1 or 2
banks of 4 HVIO pins. HVIO1 to HVIO4 belong to bank 0; HVIO5 to HVIO8 belong to bank
1. Each bank has its own dedicated supply pin (BATHS1 and BATHS2 respectively). The
BATHSx pins can be supplied independently from the battery, the SMPS or from one of
the voltage regulators, provided the supply voltage remains within the specified range.
The structure of the HVIOs is depicted in Figure 20.
6<67(0&21752/
%$7+6
%$7+6
+9,2
+9,2
+9,2
+9,2
+9,2
+9,2
+9,2
RSWLRQDOGLUHFWFRQWURO
%DQN
+9,2
%DQN
DDD
Bank 1 is not available in the UJA113xFD/4.
Fig 20. HVIO structure
The high- and low-side drivers allow the HVIOs to be used, for example, to supply sensors
or an LED chain or for biasing switches. The HVIOs could be used in combination with the
four integrated timers to synchronously bias and sample switches or to generate PWM
signals for adjusting the brightness of LEDs. Two or more HVIOs can be combined to form
a single output with increased driver capability. In addition, the HVIOs can be configured
to generate limp home signals or to control hazard lights.
7.10.1 HVIO configuration
A dedicated control register is provided for each of the 8 HVIO pins (Table 34). Before it
can be used, an HVIO pin must first be configured via bits IOnCC. These control bits are
used to assign a high-level function to each of the HVIO pins. If an HVIO pin is not
configured (IOnCC = 000), the output drivers are off and the input is deactivated. All other
control bits are ignored.
Once an HVIO pin has been configured, it can be activated via bits IOnAC. An HVIO can
be permanently enabled or disabled, or it can be controlled by one of the four integrated
timers. If an HVIO is configured as an output driver, the output is activated by each pulse
of the associated timer signal. This allows an output to be cyclically activated or controlled
by a PWM signal.
Remark: HVIO outputs configured as low-side drivers are only enabled while the SBC is
in Normal mode.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
60 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
If an HVIO is configured as a wake-up input, control bits IOnAC define the sampling
scheme. If the HVIO is permanently deactivated, then the wake input is never sampled. If
the pin is permanently enabled, it is sampled at a rate of fs(wake). If it is controlled by a
timer, the sample rate is determined by the frequency of the timer signal (the sample point
is at the end of the timer pulse). HVIO control via a timer is depicted in Figure 21.
%$7+6
96036
8-$[
+9,2
&RQILJXUDWLRQ
+9,2/6GULYHU
+9,2/6GULYHU
+9,2+6GULYHU
+9,2ZDNHLQSXW
+9,2
DOO+9,2VDUHFRQWUROOHGE\7LPHU
,2$& ,2$& ,2$& ,2$& ,2&&
,2&&
,2&&
,2&&
+9,2
+9,2
7LPHU
WLPH
+9,2+9,2
96036
WLPH
%$7+6
+9,2
WLPH
+9,2
VDPSOHSRLQW
+9,2
VDPSOHSRLQW
+9,2
VDPSOHSRLQW
+9,2
VDPSOHSRLQW
DDD
Fig 21. Example of HVIO control via a timer
The wake-up detection threshold can be configured separately for each bank of HVIOs.
The threshold can be GND-based or ratiometric to the relevant BATHSx supply voltage.
The wake-up thresholds for bank 0 and bank 1 are configured via bits B0WTC and
B1WTC, respectively, in the wake-up threshold control registers (Table 35 and Table 36).
Bits IOnWLS in the wake-up status registers (Table 37 and Table 38) can be read to
determine whether the input levels on the HVIO pins were above or below the selected
threshold when last sampled. Note that the wake-up status information is only valid for
HVIOs configured as wake-up inputs.
If the SBC detects a rising or falling edge on an HVIO that is configured as a wake-up
input, it generates a wake-up interrupt (IOnREI or IOnFEI), if enabled (see Table 68 and
Table 70).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
61 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.10.1.1
HVIO slope control
The HVIO output drivers are equipped with a slope control mechanism that can be
activated via the IOnCC control bits. The purpose of slope control is to minimize
electro-magnetic emissions, when necessary.
Low-side driver slope control: When slope control is disabled, the LS-driver behaves
as a regular switch: when activated, the on-resistance immediately changes from infinite
to Ron(HVIOn-GND). When slope control is enabled, the LS-driver behaves as a current
source: when activated, the output sink current goes from zero to Isink(act)HVIO. The on
resistance changes to Ron(HVIOn-GND) after a fixed delay of td(on)HVIO. This allows the user
to adjust the dV/dt on the HVO output by selecting the output capacitance.
HIGH-side driver slope control: When slope control is disabled, the HS-driver behaves
as a regular switch: when activated, the on-resistance immediately changes from infinite
to Ron(BATHSx-HVIOn). When slope control is enabled, the HS-driver initially acts as a
slope-controlled voltage source. After a fixed time, td(on)HVIO, the HS-driver on-resistance
changes to Ron(BATHSx-HVIOn). This behavior helps to limit the dV/dt on the HVIO output
7.10.2 Direct control of HVIOs (only valid for variants with 8 HVIO pins)
The direct control feature allows an HVIO on bank 0 to be controlled directly from an HVIO
on bank 1 (without involving the SPI interface). The controlled HVIO on bank 0 must be
configured as a high- or low-side driver and the ‘direct control’ option must be selected
(IOnAC =110 for inverted control or IOnAC = 111 for non-inverted control). Input and
output assignment is fixed - HVIOn of bank 0 is assigned to HVIO(n+4) of bank 1.
The 'controlling' HVIO on bank 1 does not need to be activated. It only needs an input
configuration (wake-up input or HS-driver and wake-up input). However, it will need to be
activated before its status can be read or associated interrupts enabled.
The direct control pairings can be individually enabled and the configuration of one HVIO
pair has no impact on other HVIO functions.
Note that the direct control option is not available for HVIO2, HVIO3 or HVIO4 if they are
configured as limp home outputs in MTPNV memory (see Section 7.10.6).
7.10.3 Short-circuit and open load detection
The HVIO output drivers are protected against short circuits and open loads.
When a short circuit is detected on an HVIO, the output driver is automatically
deactivated. A short-circuit failure is reported via the driver status register (bits
IOnDS = 10; see Table 39 and Table 40). To reactivate the HVIO, the associated
activation control bits must be reset to 000 (bits IOnAC; see Table 34), which clears the
driver status bits (IOnDS = 00; driver is OK). The HVIO can then be reactivated (again via
bits IOnAC, as described in Section 7.10.1). If the short circuit is still present, the HVIO is
again deactivated. The HVIO short-circuit thresholds can be set individually via bits
IOnSCTC (see Table 41 and Table 43).
The UJA113x is also able to detect open-load failures. However, in contrast to the
response to a short-circuit, the output driver is not deactivated when an open load is
detected. The open-load failure is reported via the driver status register (bits IOnDS = 01;
see Table 39 and Table 40). The relevant status bit remains set to 01 until the driver
current rises above the open-load threshold. The HVIO open-load detection thresholds
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
62 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
can be set individually via bits IOnOLTC (see Table 42 and Table 44).
If the SBC detects an HVIO short-circuit or open-load failure, an IOnSCI or IOnOLI
interrupt is generated, if enabled (see Section 7.12). If the UJA113x is in Sleep mode, the
interrupt triggers a wake-up event.
Note that short-circuit/open-load detection is only enabled when an HVIO driver is
switched on. When an HVIO is controlled by a timer, diagnostic status information is
updated when the driver switches on.
A minimum HVIO on-time is required for open-load failure detection. A failure may not be
detected if the on-time is less than tdet(fail)HVIO due to a short duty cycle. Once a failure has
been detected, an open load failure is reported (IOnDS = 01). The open load failure is
automatically recovered when the current the HVIO pin is driving exceeds the open-load
threshold for the HVIO failure recovery time trec(HVIO).
Note that positive currents flow into the IC and negative currents flow out of the IC - so
both positive and negative thresholds are defined. For a LS-driver, the open-load
threshold is exceeded when the driving current is above the positive threshold
(> Ith(det)open; see Table 90). For a HS-driver, the open-load threshold is exceeded when
the driving current is below the negative threshold (< Ith(det)open).
7.10.4 Automatic load shedding
It may be desirable to deactivate the HVIOs as soon as possible in response to a battery
under- or overvoltage event. For an overvoltage, this feature can prevent overload
conditions in the SBC or in external loads. For an undervoltage, it can help maintain the
charge in the battery capacitor to keep the module operational for as long as possible.
The UJA113x provides the option to deactivate the HVIO ports individually (input or
output) in the event of an under- or overvoltage. This option helps to reduce the reaction
time without burdening the microcontroller.
The HVIOs are configured via bits IOnSC in the HVIOn control registers (see Table 34).
The under- and overvoltage thresholds are defined by the battery monitor thresholds,
BMOTC and BMUTC (see Section 7.8.2). HVIO ports are automatically reactivated when
the under- or overvoltage condition is removed. Note that shutdown control is only active
while the SBC is in Normal Mode.
The HVIOs switch to a fail-safe state when the SBC enters Overload mode (see
Section 7.1.1.5). For HVIOs configured as limp-home outputs (HVIO2, HVIO3, and/or
HVIO4; see Section 7.10.6), the selected limp-home functions are activated when the
HVIOs switch to fail-safe state. Otherwise, the HVIO drivers are de-activated.
7.10.5 Safety features
For certain applications it can be critical to ensure that an HVIO high- or low-side driver is
not activated accidentally. To prevent this happening, a driver can be deactivated via bits
IOnHOC and IOnLOC in non-volatile memory (see Table 45 and Table 46). Non-volatile
memory settings have the highest priority. That means that conflicting SPI register
settings in standard memory are overruled.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
63 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.10.6 HVIO pins configured as limp home outputs
The LIMP pin is provided to enable ‘limp home’ hardware in the event of an ECU failure
(see Section 7.5). Pins HVIO2, HVIO3 and HVIO4 can be used to provide additional limp
home functionality. When the limp home control bit is set (LHC = 1; see Table 12), the
following functions are supported:
• HVIO2 can be configured as a statically active high-side driver
• HVIO3 can be configured as a high-side switch supplying a 100 Hz PWM signal with a
10 % duty cycle
• HVIO4 can be configured as a high-side switch supplying a 1.25 Hz PWM signal with
a 50 % duty cycle
Bit LHC is set automatically in Overload and FSO modes but can also be set via the SPI.
Limp home functionality is enabled for the HVIO pins via the IOnSFC control bits in the
Start-up control register (Table 11). The Start-up control register is located in the
non-volatile memory bank so this function can be enabled automatically at power-on.
When HVIO2, HVIO3 and HVIO4 are configured as limp home outputs, the bit settings in
the dedicated control registers are ignored.
Timer 3 and Timer 4 provide the clock signals for HVIO3 and HVIO4, respectively. When
these HVIOs are configured as limp home outputs (LHC = 1; IOnSFC = 1), the timers are
dedicated to the HVIOs and cannot be used for any other purpose. Timer 3 and Timer 4
control settings are ignored (see Section 7.11).
Short-circuit and open-load detection is enabled for HVIO2, HVIO3 and HVIO4 when they
are configured as limp home outputs. The HVIO output driver is deactivated when a
short-circuit is detected. In order to recover from a short-circuit failure, the HVIO must be
deactivated and reactivated via the SPI by resetting and then setting bit LHC.
Note that when an HVIO is configured as a limp home output, its high-side driver should
not be deactivated via bit IOnHOC in non-volatile memory (see Table 45).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
64 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.10.7 HVIO control and status registers
HVIO control and status registers are not available in the UJA113xFD/0. HVIO bank 1
(HVIO5 to HVIO 8) registers are not available in the UJA113xFD/4.
Table 34.
Bit
Symbol
Access Value
Description
7:6
IOnSC
R/W
HVIOn shutdown control:
5:3
2:0
[1]
IOnAC
IOnCC
Product data sheet
00
HVIOn does not respond to a battery over- or undervoltage
01
HVIOn shuts down when battery undervoltage is detected in
Normal mode
10
HVIOn shuts down when battery overvoltage is detected in
Normal mode
11
HVIOn shuts down when battery over- or undervoltage is
detected in Normal mode
R/W
HVIOn activation control:
000
HVIOn is deactivated
001
HVIOn is enabled
010
HVIOn is controlled by Timer 1
011
HVIOn is controlled by Timer 2
100
HVIOn is controlled by Timer 3
101
HVIOn is controlled by Timer 4
110
HVIOn is controlled by HVIOn+4 (inverted control; only
available for bank 0)
111
HVIOn is controlled by HVIOn+4 (non-inverted control; only
available for bank 0)
R/W
HVIOn configuration control:
000
HVIOn is off
001
HVIOn is configured as a HS-driver with slope control
010
HVIOn is configured as a LS-driver with slope control
011
HVIOn is configured as a wake-up input
100
HVIOn is configured as a HS-driver and wake-up input with
slope control
101
HVIOn is configured as a HS-driver without slope control
110
HVIOn is configured as a LS-driver without slope control
111
HVIOn is configured as a HS-driver and wake-up input
without slope control
Addresses 30h to 33h for HVIO1 to HVIO4 respectively; addresses 40h to 43h for HVIO5 to HVIO8.
Table 35.
UJA113X_SERIES
HVIOn control registers[1]
Bank 0 (HVIO1 to HVIO4) wake-up threshold control register (address 34h)
Bit
Symbol
Access Value
7:1
reserved
R
0
B0WTC
R/W
Description
bank 0 wake-up threshold configuration:
0
threshold is ratiometric to VBATHS1
1
threshold is absolute
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
65 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 36.
Bank 1 (HVIO5 to HVIO8) wake-up threshold control register (address 44h)
Bit
Symbol
Access Value
7:1
reserved
R
0
B1WTC
R/W
Table 37.
bank 1 wake-up threshold configuration:
0
threshold is ratiometric to VBATHS2
1
threshold is absolute
Bank 0 wake-up status register (address 35h)
Bit
Symbol
Access Value
7:4
reserved
R
3
IO4WLS
R
status of input voltage on HVIO4:
1
1
0
IO3WLS
IO2WLS
IO1WLS
Table 38.
Product data sheet
the input voltage is above the selected wake-up threshold
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
R
status of input voltage on HVIO2:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
R
status of input voltage on HVIO1:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
Bank 1 wake-up status register (address 45h)
Access Value
7:4
reserved
R
3
IO8WLS
R
0
the input voltage is below the selected wake-up threshold
status of input voltage on HVIO3:
Symbol
1
UJA113X_SERIES
R
Bit
2
Description
0
2
Description
IO7WLS
IO6WLS
IO5WLS
Description
status of input voltage on HVIO8:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
R
status of input voltage on HVIO7:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
R
status of input voltage on HVIO6:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
R
status of input voltage on HVIO5:
0
the input voltage is below the selected wake-up threshold
1
the input voltage is above the selected wake-up threshold
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
66 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 39.
Bank 0 driver status register (address 36h)
Bit
Symbol
Access Value
Description
7:6
IO4DS
R
HVIO4 driver status:
5:4
IO3DS
00
HVIO4 driver is ok
01
open load on HVIO4
10
short circuit on HVIO4
11
HVIO4 driver is off
R
HVIO3 driver status:
00
HVIO3 driver is ok
01
open load on HVIO3
10
short circuit on HVIO3
11
3:2
1:0
IO2DS
IO1DS
Table 40.
00
HVIO2 driver is ok
01
open load on HVIO2
10
short circuit on HVIO2
11
HVIO2 driver is off
R
HVIO1 driver status:
00
HVIO1 driver is ok
01
open load on HVIO1
10
short circuit on HVIO1
11
HVIO1 driver is off
Bank 1 driver status register (address 46h)
Bit
Symbol
Access Value
Description
IO8DS
R
HVIO8 driver status:
3:2
Product data sheet
HVIO3 driver is off
HVIO2 driver status:
7:6
5:4
UJA113X_SERIES
R
IO7DS
IO6DS
00
HVIO8 driver is ok
01
open load on HVIO8
10
short circuit on HVIO8
11
HVIO8 driver is off
R
HVIO7 driver status:
00
HVIO7 driver is ok
01
open load on HVIO7
10
short circuit on HVIO7
11
HVIO7 driver is off
R
HVIO6 driver status:
00
HVIO6 driver is ok
01
open load on HVIO6
10
short circuit on HVIO6
11
HVIO6 driver is off
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
67 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 40.
Bank 1 driver status register (address 46h) …continued
Bit
Symbol
Access Value
Description
1:0
IO5DS
R
HVIO5 driver status:
Table 41.
Symbol
Access
7:6
IO4SCTC
R/W
3:2
HVIO5 driver is ok
01
open load on HVIO5
10
short circuit on HVIO5
11
HVIO5 driver is off
Bank 0 short-circuit detection threshold control register (address 39h)
Bit
5:4
00
IO3SCTC
IO2SCTC
Value Description
HVIO4 short-circuit detection threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
R/W
HVIO3 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
R/W
HVIO2 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
1:0
IO1SCTC
Table 42.
R/W
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
Bank 0 open-load detection threshold control register (address 3Ah)
Bit
Symbol
Access
7:6
IO4OLTC
R/W
Value Description
HVIO4 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
5:4
UJA113X_SERIES
Product data sheet
Ith(det)sc condition 11; see Table 90
HVIO1 short-circuit threshold:
IO3OLTC
R/W
Ith(det)open condition 11; see Table 90
HVIO3 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
68 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 42.
Bank 0 open-load detection threshold control register (address 3Ah) …continued
Bit
Symbol
Access
3:2
IO2OLTC
R/W
1:0
IO1OLTC
Table 43.
HVIO2 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
R/W
HVIO1 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
Bank 1 short-circuit detection threshold control register (address 49h)
Bit
Symbol
Access
7:6
IO8SCTC
R/W
5:4
Value Description
IO7SCTC
Value Description
HVIO8 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
R/W
HVIO7 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
3:2
1:0
IO6SCTC
IO5SCTC
Table 44.
UJA113X_SERIES
Product data sheet
R/W
Ith(det)sc condition 11; see Table 90
HVIO6 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
R/W
HVIO5 short-circuit threshold:
00
Ith(det)sc condition 00; see Table 90
01
Ith(det)sc condition 01; see Table 90
10
Ith(det)sc condition 10; see Table 90
11
Ith(det)sc condition 11; see Table 90
Bank 1 open-load detection threshold control register (address 4Ah)
Bit
Symbol
Access
7:6
IO8OLTC
R/W
Value Description
HVIO8 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
69 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 44.
Bank 1 open-load detection threshold control register (address 4Ah) …continued
Bit
Symbol
Access
5:4
IO7OLTC
R/W
3:2
1:0
IO6OLTC
IO5OLTC
Value Description
HVIO7 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
R/W
HVIO6 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
R/W
HVIO5 open-load threshold:
00
Ith(det)open condition 00; see Table 90
01
Ith(det)open condition 01; see Table 90
10
Ith(det)open condition 10; see Table 90
11
Ith(det)open condition 11; see Table 90
Table 45. HVIO high-side driver control register (address 71h)
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
Access
7
IO8HOC
R/W
6
5
4
3
UJA113X_SERIES
Product data sheet
IO7HOC
IO6HOC
IO5HOC
IO4HOC
Value Description
HVIO8 high-side driver control:
0[1]
HVIO8 high-side driver is controlled by the setting in the
HVIO8 control register
1
HVIO8 high-side driver is off, regardless of the setting in
the HVIO8 control register
R/W
HVIO7 high-side driver control:
0[1]
HVIO7 high-side driver is controlled by the setting in the
HVIO7 control register
1
HVIO7 high-side driver is off, regardless of the setting in
the HVIO7 control register
R/W
HVIO6 high-side driver control:
0[1]
HVIO6 high-side driver is controlled by the setting in the
HVIO6 control register
1
HVIO6 high-side driver is off, regardless of the setting in
the HVIO6 control register
R/W
HVIO5 high-side driver control:
0[1]
HVIO5 high-side driver is controlled by the setting in the
HVIO5 control register
1
HVIO5 high-side driver is off, regardless of the setting in
the HVIO5 control register
R/W
HVIO4 high-side driver control:
0[1]
HVIO4 high-side driver is controlled by the setting in the
HVIO4 control register
1
HVIO4 high-side driver is off, regardless of the setting in
the HVIO4 control register
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
70 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 45. HVIO high-side driver control register (address 71h) …continued
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
Access
2
IO3HOC
R/W
1
0
[1]
IO2HOC
IO1HOC
Value Description
HVIO3 high-side driver control:
0[1]
HVIO3 high-side driver is controlled by the setting in the
HVIO3 control register
1
HVIO3 high-side driver is off, regardless of the setting in
the HVIO3 control register
R/W
HVIO2 high-side driver control:
0[1]
HVIO2 high-side driver is controlled by the setting in the
HVIO2 control register
1
HVIO2 high-side driver is off, regardless of the setting in
the HVIO2 control register
R/W
HVIO1 high-side driver control:
0[1]
HVIO1 high-side driver is controlled by the setting in the
HVIO1 control register
1
HVIO1 high-side driver is off, regardless of the setting in
the HVIO1 control register
Factory preset value.
Table 46. HVIO low-side driver control register (address 72h)
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
Access
7
IO8LOC
R/W
6
5
4
UJA113X_SERIES
Product data sheet
IO7LOC
IO6LOC
IO5LOC
Value Description
HVIO8 low-side driver control:
0[1]
HVIO8 low-side driver is controlled by the setting in the
HVIO8 control register
1
HVIO8 low-side driver is off, regardless of the setting in
the HVIO8 control register
R/W
HVIO7 low-side driver control:
0[1]
HVIO7 low-side driver is controlled by the setting in the
HVIO7 control register
1
HVIO7 low-side driver is off, regardless of the setting in
the HVIO7 control register
R/W
HVIO6 low-side driver control:
0[1]
HVIO6 low-side driver is controlled by the setting in the
HVIO6 control register
1
HVIO6 low-side driver is off, regardless of the setting in
the HVIO6 control register
R/W
HVIO5 low-side driver control:
0[1]
HVIO5 low-side driver is controlled by the setting in the
HVIO5 control register
1
HVIO5 low-side driver is off, regardless of the setting in
the HVIO5 control register
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
71 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 46. HVIO low-side driver control register (address 72h) …continued
This table is located in non-volatile memory with restricted write access.
Bit
Symbol
Access
3
IO4LOC
R/W
2
1
0
[1]
UJA113X_SERIES
Product data sheet
IO3LOC
IO2LOC
IO1LOC
Value Description
HVIO4 low-side driver control:
0[1]
HVIO4 low-side driver is controlled by the setting in the
HVIO4 control register
1
HVIO4 low-side driver is off, regardless of the setting in
the HVIO4 control register
R/W
HVIO3 low-side driver control:
0[1]
HVIO3 low-side driver is controlled by the setting in the
HVIO3 control register
1
HVIO3 low-side driver is off, regardless of the setting in
the HVIO3 control register
R/W
HVIO2 low-side driver control:
0[1]
HVIO2 low-side driver is controlled by the setting in the
HVIO2 control register
1
HVIO2 low-side driver is off, regardless of the setting in
the HVIO2 control register
R/W
HVIO1 low-side driver control:
0[1]
HVIO1 low-side driver is controlled by the setting in the
HVIO1 control register
1
HVIO1 low-side driver is off, regardless of the setting in
the HVIO1 control register
Factory preset value.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
72 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.11 Timer control (not applicable to UJA113xFD/0 variants)
The UJA113x contains 4 timers. Each timer can be assigned to any of the HVIOs. Up to
four configuration options are available: two Autonomous options and two Slave options. If
an Autonomous option is selected (PWM mode or Timer mode), the timer period is
determined by the dedicated timer period control bits TnPC. If a Slave option is selected
(Synchronous timer mode or Synchronous follower mode), the timer period is inherited
from a timer further up the chain, as described in Table 47. Timer 1 acts as a master timer
and, therefore, has no slave option.
The timer mode is selected via control bits TnMC (see Table 48 to Table 54). The options
available are described in Table 47. In an Autonomous mode, the duty cycle is determined
by the setting of bits TnDCC (see Table 49 to Table 55). In Timer mode, the activation of
an assigned HVIO is delayed by one period to allow for synchronization with other timers.
Remark: When HVIO3 is configured as a limp home output (IO3SFC = 1), Timer 3
provides the clock signal (100 Hz 10 % PWM; see Section 7.10.6). Timer 3 is not
available for any other purpose. Timer 3 control settings are ignored (Table 52 and
Table 53). HVIOs configured to be controlled by Timer 3 remain off. Similarly, Timer 4 is
dedicated to HVIO4 when it is configured as a limp home output and cannot be used for
any other purpose (1.25 Hz 50 % PWM signal).
Table 47.
Timer configuration options
Mode
Mode type
TnMC
Description
PWM
Autonomous
00
The duty cycle set via TnDCC is relative to the timer period. The period is
determined by the dedicated timer period control bits (TnPC). This
configuration option can be used for LED dimming.
Timer
Autonomous
01
The pulse width is a multiple of 100 s regardless of the selected period. If
the on-time is longer than the selected period, the timer is always on. The
period is determined by the dedicated timer period control bits (TnPC).
This option is useful for generating short pulses with long periods, e.g. for
switch biasing or safety heartbeat signals.
Synchronous
timer
Slave
10
The pulse length is a multiple of 100 s. The pulse is triggered
synchronously with the pulse of Timer 1. So the timer period is inherited
from Timer 1, regardless of the setting of TnPC. If the pulse length is
longer than the period of Timer 1, the timer is always on. This mode can be
used for generating synchronized pulses of different lengths. Since Timer
1 is the master timer, this option is only available for Timers 2 to 4. Note
that the slave timer is triggered even when Timer 1 is operating at a duty
cycle of 0 %.
Synchronous
follower
Slave
11
The pulse length is a multiple of 100 s. The pulse of Timer n is triggered
at the end of the pulse of Timer n 1. The period is also inherited from
Timer n 1 (if Timer n 1 is also running in a Slave mode, the period is
inherited from Timer n 2, and so on). So the pulse of Timer 3 is triggered
at the end of the Timer 2 pulse and the period is also inherited from Timer
2 (assuming Timer 2 is not running in a Slave mode). This mode is useful
for generating consecutive pulses. This option is only available for Timers
2 to 4. Note that the slave timer is triggered even when Timer 1 is
operating at a duty cycle of 0 %.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
73 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.11.1 Timer control and status registers
Table 48.
Bit
Symbol
Access Value
7:6
reserved
R
5:2
T1PC
R/W
1
reserved
R
0
T1MC
R/W
Table 49.
Product data sheet
Description
Timer 1 period:
0000
4 ms
0001
8 ms
0010
20 ms
0011
30 ms
0100
50 ms
0101
100 ms
0110
200 ms
0111
400 ms
1000
800 ms
1001
1s
1010
2s
1011
4s
Timer 1 mode control:
0
Timer 1 is in PWM mode; on-time = T1DCC T1PC / 255
1
Timer 1 is in Timer mode; on-time = T1DCC tw(base)tmr s;
period defined by T1PC
Timer 1 duty cycle control register (address 51h)
Bit
Symbol
Access Value
Description
7:0
T1DCC
R
duty cycle = T1DCC / 255
Table 50.
UJA113X_SERIES
Timer 1 control register (address 50h)
xxxxxxxx
Timer 2 control register (address 52h)
Bit
Symbol
Access Value
7:6
reserved
R
5:2
T2PC
R/W
Description
Timer 2 period:
0000
4 ms
0001
8 ms
0010
20 ms
0011
30 ms
0100
50 ms
0101
100 ms
0110
200 ms
0111
400 ms
1000
800 ms
1001
1s
1010
2s
1011
4s
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
74 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 50.
Bit
Symbol
Access Value
Description
0:1
T2MC
R/W
Timer 2 mode control:
Table 51.
Timer 2 is in PWM mode; on-time = T2DCC T2PC / 255
01
Timer 2 is in Timer mode; on-time = T2DCC tw(base)tmr s;
period defined by T2PC
10
Timer 2 pulse is triggered at the start of Timer 1 pulse
(master-slave mode); on-time = T2DCC tw(base)tmr s
11
Timer 2 pulse is triggered at the end of Timer 1 pulse
(follower mode); on-time = T2DCC tw(base)tmr s
Timer 2 duty cycle control register (address 53h)
Symbol
Access Value
Description
7:0
T2DCC
R
duty cycle = T2DCC / 255
Symbol
7:6
reserved
R
5:2
T3PC
R/W
T3MC
Table 53.
xxxxxxxx
Timer 3 control register (address 54h)
Bit
0:1
Product data sheet
00
Bit
Table 52.
UJA113X_SERIES
Timer 2 control register (address 52h) …continued
Access Value
Description
Timer 3 period:
0000
4 ms
0001
8 ms
0010
20 ms
0011
30 ms
0100
50 ms
0101
100 ms
0110
200 ms
0111
400 ms
1000
800 ms
1001
1s
1010
2s
1011
4s
R/W
Timer 3 mode control:
00
Timer 3 is in PWM mode; on-time = T3DCC T3PC / 255
01
Timer 3 is in Timer mode; on-time = T3DCC tw(base)tmr s;
period defined by T3PC
10
Timer 3 pulse is triggered at the start of Timer 1 pulse
(master-slave mode); on-time = T3DCC tw(base)tmr s
11
Timer 3 pulse is triggered at the end of Timer 2 pulse
(follower mode); on-time = T3DCC tw(base)tmr s
Timer 3 duty cycle control register (address 55h)
Bit
Symbol
Access Value
Description
7:0
T3DCC
R
duty cycle = T3DCC / 255
xxxxxxxx
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
75 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 54.
Timer 4 control register (address 56h)
Bit
Symbol
Access Value
7:6
reserved
R
5:2
T4PC
R/W
Description
Timer 4 period:
0000
4 ms
0001
8 ms
0010
20 ms
0011
30 ms
0100
50 ms
0101
100 ms
0110
200 ms
0111
400 ms
1000
800 ms
1001
1s
1010
2s
1011
0:1
T4MC
Table 55.
R/W
4s
Timer 4 mode control:
00
Timer 4 is in PWM mode; on-time = T4DCC T4PC / 255
01
Timer 4 is in Timer mode; on-time = T4DCC tw(base)tmr s;
period defined by T4PC
10
Timer 4 pulse is triggered at the start of Timer 1 pulse
(master-slave mode); on-time = T4DCC tw(base)tmr s
11
Timer 4 pulse is triggered at the end of Timer 3 pulse
(follower mode); on-time = T4DCC tw(base)tmr s
Timer 4 duty cycle control register (address 57h)
Bit
Symbol
Access Value
Description
7:0
T4DCC
R
duty cycle = T4DCC / 255
xxxxxxxx
7.12 Interrupt mechanism and wake-up function
The SBC interrupt mechanism alerts the microcontroller to specific events or changes of
state via the interrupt pins, INTN1 and INTN2. Most interrupts can be enabled/disabled via
dedicated interrupt enable bits. If an event occurs while the associated interrupt is
enabled, pin INTN1 and, depending on the interrupt source, pin INTN2 are forced LOW. If
the device is in Sleep mode when the interrupt is generated, the SBC wakes up and
enters Reset Mode. The SBC does not distinguish between wake-up and interrupt events.
All wake-up events (LIN, CAN and HVIO) generate interrupt requests and all interrupts
trigger a wake-up event when the UJA113x is in a low-power mode. When the SBC wakes
up in response to an interrupt or wake-up event, the interrupt pin(s) will be LOW to signal
to the microcontroller that an interrupt needs to be processed.
Pins INTN1 and INTN2 are digital open-drain active-LOW outputs that should be
connected to the microcontroller. External pull-up resistors to V1 are needed to pull the
interrupt pins HIGH when no interrupt is pending. Pin INTN1 is always driven LOW when
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
76 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
an interrupt is pending. Pin INTN2 is assigned to a critical subset of interrupts that require
immediate action, such as undervoltage or overtemperature warnings. So INTN2 can be
used to assign priorities to interrupts via software.
An interrupt status bit is associated with each interrupt source to indicate whether an
interrupt is pending. The interrupt status bits are located in Table 58 to Table 64. When an
interrupt is generated, the microcontroller needs to poll these registers to determine the
source of the interrupt. An additional Global interrupt status register (Table 57) is provided
to help speed up this process. The microcontroller can access this register to determine
the type of interrupt generated (system, supply, transceiver, bank 0 or bank 1) and then go
directly to the relevant status register, minimizing access times.
Once the interrupt source has been identified, the relevant status bit should be cleared
(set to 0) by writing 1 to the relevant bit - writing 0 will have no effect. A number of status
bits can be cleared in a single write operation by writing 1 to all relevant bits. The interrupt
pins are released (go HIGH) when all interrupt status bits have been cleared.
7.12.1 Interrupt delay
If interrupts occur very frequently, they can have a significant impact on the software
processing time (because pins INTN1/INTN2 are repeatedly driven LOW, requiring a
response from the microcontroller each time). The UJA113x incorporates an interrupt
delay timer to limit the disturbance to the software.
A timer is started and pin INTN1 is released when one or more interrupt status bits are
cleared. A number of interrupts may be generated and captured while the timer is running
and pin INTN1 remains HIGH. When the timer expires after tto(int), pin INTN1 goes LOW if
one or more interrupts are pending. Note that the interrupt status registers can be read
and cleared at any time, including while the timer is running and INTN1 is HIGH.
The interrupt delay timer is stopped immediately if pin RSTN goes LOW (as happens
when the SBC enters Reset, Sleep, Overload and Off modes). The timer has no effect on
pin INTN2. This pin goes LOW as soon as an associated interrupt is generated to allow
the microcontroller to react as quickly as possible.
7.12.2 Sleep mode protection
The interrupt (wake-up) function is critical when the UJA113x is in Sleep mode because
the SBC will only leave Sleep mode in response to an interrupt request. To avoid
deadlocks, the SBC distinguishes between regular and diagnostic interrupts (see
Section 7.12.3). Regular interrupts are generated by bus (CAN, LIN) and local (HVIO)
wake-up events; diagnostic interrupts detect failure/error conditions or state changes. At
least one regular interrupt must be enabled before the UJA113x can switch to Sleep
mode. Any attempt to enter Sleep mode while all the regular interrupts are disabled
triggers a system reset.
Another condition that must be satisfied before the UJA113x can switch to Sleep mode is
that all interrupt status bits must be cleared (no interrupt pending). If an SPI command to
go to Sleep mode (MC = 001) is issued while an interrupt is pending, the SBC immediately
switches to Reset mode. This condition applies to all interrupts (regular and diagnostic).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
77 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.12.3 Interrupt sources
Table 56 provides an overview of the interrupts recognized by the UJA113x. The events
that trigger each interrupt are described. In addition, the interrupt type (‘regular’ or
‘diagnostic’) is specified along with the associated interrupt pin(s) (INTN1 or both INTN1
and INTN2).
Most interrupts can be enabled and disabled via the interrupt enable registers (Table 65 to
Table 71). The following interrupts do not have associated interrupt enable bits and are
always enabled: WDI, PNFDEI, POSI, OVSDI.
Note that bus wake-up events (CAN, LIN1 and LIN2) also cause the dedicated RXD pins
(RXDC, RXDL1 and RXDL2) to go LOW. Pin RXDx is released when the relevant interrupt
status bit (CWI, LWI1 or LWI2) is cleared.
Table 56.
Interrupt sources
Symbol
Description
Type
Pin
Source
CFI
CAN failure interrupt
diagnostic
INTN1
Status bit VCS and/or status bit CFS is set to 1.
CWI
CAN wake-up interrupt
regular
INTN1
A CAN wake-up event was detected while the
transceiver was not in Active mode.
CBSI
CAN-bus silence interrupt
diagnostic
INTN1
The CAN-bus has been silent for t > tto(silence).
LWIn
LINn wake-up interrupt
regular
INTN1
A wake-up event was detected at LINn while the
transceiver was not in Active mode.
WDI
watchdog failure interrupt
diagnostic
INTN1
The watchdog overflowed in Timeout mode. If the
watchdog overflows while a WDI is pending, a reset is
performed. Note that this interrupt cannot be
deactivated.
OTWI
overtemperature warning
interrupt
diagnostic
INTN1,
INTN2
The global chip temperature has exceeded the
over-temperature warning threshold.
PNFDEI
partial networking frame
detect error interrupt
diagnostic
INTN1
A CAN error frame was detected by the partial
networking receiver.
POSI
power-on status interrupt
diagnostic
INTN1
The SBC has left Off Mode; interrupt is always enabled.
SPIFI
SPI failure interrupt
diagnostic
INTN1
This interrupt is triggered by the following events:
•
•
•
•
illegal WMC code
•
write access to a locked register
illegal NWP code
illegal MC code
wrong SPI clock count (only 16-, 24- and 32-bit
commands are supported)
V1UI
V1 undervoltage interrupt
diagnostic
INTN1,
INTN2
V1 voltage dropped below the 90 % undervoltage
threshold while V1 was active (no interrupt triggered in
Sleep mode because V1 is off). This interrupt is
independent of the V1RTC bit setting.
VEXTUI
V2 undervoltage interrupt
diagnostic
INTN1
V2/VEXT dropped below the 90 % undervoltage
threshold.
VEXTOI
V2 overvoltage interrupt
diagnostic
INTN1
V2/VEXT above the 110 % overvoltage threshold.
BMUI
battery monitor undervoltage
interrupt
diagnostic
INTN1,
INTN2
The voltage measured at the active battery monitoring
source (pin BAT or pin BATSENSE) dropped below the
selected undervoltage threshold.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
78 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 56.
Interrupt sources …continued
Symbol
Description
Type
Pin
Source
BMOI
battery monitor overvoltage
interrupt
diagnostic
INTN1,
INTN2
The voltage measured at the active battery monitoring
source (pin BAT or pin BATSENSE) has risen above the
selected overvoltage threshold.
OVSDI
overvoltage shut-down
interrupt
diagnostic
INTN1,
INTN2
A battery overvoltage will cause the SBC to enter
Overload Mode; interrupt is always enabled.
SMPSSI
SMPS status interrupt
diagnostic
INTN1,
INTN2
The state of bit SMPSS has changed (see
Section 7.8.4.1)
IOnOLI
HVIOn open load interrupt
diagnostic
INTN1
An open load condition was detected at HVIOn while the
high-side or low-side driver was active.
IOnSCI
HVIOn short circuit interrupt
diagnostic
INTN1
A short-circuit condition was detected at HVIOn while
the high-side or low-side driver was active.
IOnREI
HVIOn rising edge interrupt
regular
INTN1
A rising edge wake-up signal was detected at pin HVIOn
when configured as wake input.
IOnFEI
HVIOn falling edge interrupt
regular
INTN1
A falling edge wake-up signal was detected at pin
HVIOn when configured as wake input.
7.12.4 Interrupt registers
Table 57.
Global interrupt status register (address 60h)
Bit Symbol
-
6
B1FIS[1]
0
no pending interrupt in the bank 1 fail interrupt status register
1
pending interrupt in the bank 1 fail interrupt status register
5
B1WIS[1]
4
B0FIS[2]
3
B0WIS[2]
1
0
TRXIS
SUPIS
SYSIS
R
R
R
R
R
R
R
0
no pending interrupt in bank 1 wake-up interrupt status register
1
pending interrupt in the bank 1 wake-up interrupt status register
0
no pending interrupt in the bank 0 fail interrupt status register
1
pending interrupt in the bank 0 fail interrupt status register
0
no pending interrupt in bank 0 wake-up interrupt status register
1
pending interrupt in the bank 0 wake-up interrupt status register
0
no pending interrupt in the Transceiver interrupt status register
1
pending interrupt in the Transceiver interrupt status register
0
no pending interrupt in the Supply interrupt status register
1
pending interrupt in the Supply interrupt status register
0
no pending interrupt in the System interrupt status register
1
pending interrupt in the System interrupt status register
[1]
Reserved in UJA113xFD/x.
[2]
Reserved in UJA113xFD/0.
Table 58.
Product data sheet
Value Description
reserved R
2
UJA113X_SERIES
Access
7
System interrupt status register (address 61h)
Bit
Symbol
Access
Value
Description
7:6
reserved
R
-
5
OVSDI[1]
R/W
0
no overvoltage shut-down interrupt pending
1
overvoltage shut-down interrupt pending
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
79 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 58.
Bit
Symbol
Access
Value
Description
4
POSI[1]
R/W
0
no power-on status interrupt pending
1
power-on status interrupt pending
3
reserved
R
-
2
OTWI
R/W
0
no overtemperature warning interrupt pending
1
overtemperature warning interrupt pending
0
no SPI failure interrupt pending
1
SPI failure interrupt pending
0
no watchdog failure interrupt pending
1
watchdog failure interrupt pending
1
SPIFI
0
WDI[1]
[1]
R/W
Supply interrupt status register (address 62h)
Bit
Symbol
Access
Value
7:6
reserved
R
-
5
SMPSSI
R/W
0
no SMPS status interrupt pending
1
SMPS status interrupt pending (value of bit SMPSS
has changed; see Section 7.8.4.1)
0
no battery monitor overvoltage interrupt pending
1
battery monitor overvoltage interrupt pending
4
3
2
1
0
BMOI
BMUI
VEXTOI
VEXTUI
V1UI
Table 60.
R/W
R/W
R/W
R/W
R/W
Description
0
no battery monitor undervoltage interrupt pending
1
battery monitor undervoltage interrupt pending
0
no VEXT overvoltage interrupt pending
1
VEXT overvoltage interrupt pending
0
no VEXT undervoltage interrupt pending
1
VEXT undervoltage interrupt pending
0
no V1 undervoltage interrupt pending
1
V1 undervoltage interrupt pending
Transceiver interrupt status register (address 63h)
Bit
Symbol
Access
Value
7:6
reserved
R
-
5
PNFDEI
R/W
0
no partial networking frame detection error detected
1
partial networking frame detection error detected
4
CBSI
R/W
0
no CAN-bus silence interrupt pending
1
CAN-bus silence interrupt pending - CAN-bus silent
for at least t > tto(silence)
0
no LIN2 wake-up interrupt pending
1
LIN2 wake-up interrupt pending
0
no LIN1 wake-up interrupt pending
1
LIN1 wake-up interrupt pending
3
2
Product data sheet
R/W
Interrupt always enabled.
Table 59.
UJA113X_SERIES
System interrupt status register (address 61h) …continued
LWI2[1]
LWI1
R/W
R/W
Description
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
80 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 60.
Transceiver interrupt status register (address 63h) …continued
Bit
Symbol
Access
Value
Description
1
CFI
R/W
0
no CAN failure interrupt pending
1
CAN failure interrupt pending
0
no CAN wake-up interrupt pending
1
CAN wake-up interrupt pending
0
[1]
CWI
R/W
UJA1132 and UJA1136 only; bit 3 is reserved in the UJA1131 and UJA1135.
Table 61. Bank 0 wake-up interrupt status register (address 64h)
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
7
IO4FEI
R/W
0
no HVIO4 falling edge interrupt pending
1
HVIO4 falling edge interrupt pending
0
no HVIO4 rising edge interrupt pending
1
HVIO4 rising edge interrupt pending
0
no HVIO3 falling edge interrupt pending
1
HVIO3 falling edge interrupt pending
0
no HVIO3 rising edge interrupt pending
1
HVIO3 rising edge interrupt pending
0
no HVIO2 falling edge interrupt pending
1
HVIO2 falling edge interrupt pending
0
no HVIO2 rising edge interrupt pending
1
HVIO2 rising edge interrupt pending
0
no HVIO1 falling edge interrupt pending
1
HVIO1 falling edge interrupt pending
0
no HVIO1 rising edge interrupt pending
1
HVIO1 rising edge interrupt pending
6
5
4
3
2
1
0
IO4REI
IO3FEI
IO3REI
IO2FEI
IO2REI
IO1FEI
IO1REI
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 62. Bank 0 fail interrupt status register (address 65h)
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
7
IO4SCI
R/W
0
no HVIO4 short circuit interrupt pending
1
HVIO4 short circuit interrupt pending
no HVIO4 open load interrupt pending
6
IO4OLI
R/W
0
1
HVIO4 open load interrupt pending
5
IO3SCI
R/W
0
no HVIO3 short circuit interrupt pending
1
HVIO3 short circuit interrupt pending
no HVIO3 open load interrupt pending
4
IO3OLI
R/W
0
1
HVIO3 open load interrupt pending
3
IO2SCI
R/W
0
no HVIO2 short circuit interrupt pending
1
HVIO2 short circuit interrupt pending
0
no HVIO2 open load interrupt pending
1
HVIO2 open load interrupt pending
2
UJA113X_SERIES
Product data sheet
IO2OLI
R/W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
81 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 62. Bank 0 fail interrupt status register (address 65h) …continued
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
1
IO1SCI
R/W
0
no HVIO1 short circuit interrupt pending
1
HVIO1 short circuit interrupt pending
0
no HVIO1 open load interrupt pending
1
HVIO1 open load interrupt pending
0
IO1OLI
R/W
Table 63. Bank 1 wake-up interrupt status register (address 66h)
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
7
IO8FEI
R/W
0
no HVIO8 falling edge interrupt pending
1
HVIO8 falling edge interrupt pending
6
IO8REI
R/W
0
no HVIO8 rising edge interrupt pending
1
HVIO8 rising edge interrupt pending
no HVIO7 falling edge interrupt pending
5
IO7FEI
R/W
0
1
HVIO7 falling edge interrupt pending
4
IO7REI
R/W
0
no HVIO7 rising edge interrupt pending
1
HVIO7 rising edge interrupt pending
no HVIO6 falling edge interrupt pending
3
IO6FEI
R/W
0
1
HVIO6 falling edge interrupt pending
2
IO6REI
R/W
0
no HVIO6 rising edge interrupt pending
1
HVIO6 rising edge interrupt pending
no HVIO5 falling edge interrupt pending
1
IO5FEI
R/W
0
1
HVIO5 falling edge interrupt pending
0
IO5REI
R/W
0
no HVIO5 rising edge interrupt pending
1
HVIO5 rising edge interrupt pending
Table 64. Bank 1 fail interrupt status register (address 67h)
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
7
IO8SCI
R/W
0
no HVIO8 short circuit interrupt pending
1
HVIO8 short circuit interrupt pending
0
no HVIO8 open load interrupt pending
1
HVIO8 open load interrupt pending
0
no HVIO7 short circuit interrupt pending
1
HVIO7 short circuit interrupt pending
0
no HVIO7 open load interrupt pending
1
HVIO7 open load interrupt pending
0
no HVIO6 short circuit interrupt pending
1
HVIO6 short circuit interrupt pending
0
no HVIO6 open load interrupt pending
1
HVIO6 open load interrupt pending
6
5
4
3
2
UJA113X_SERIES
Product data sheet
IO8OLI
IO7SCI
IO7OLI
IO6SCI
IO6OLI
R/W
R/W
R/W
R/W
R/W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
82 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 64. Bank 1 fail interrupt status register (address 67h) …continued
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
1
IO5SCI
R/W
0
no HVIO5 short circuit interrupt pending
1
HVIO5 short circuit interrupt pending
0
no HVIO5 open load interrupt pending
1
HVIO5 open load interrupt pending
0
IO5OLI
Table 65.
Symbol
Access
Value
7:3
reserved
R
-
2
OTWIE
R/W
0
1
overtemperature warning interrupt enabled
1
SPIFIE
R/W
0
SPI failure interrupt disabled
1
SPI failure interrupt enabled
reserved
Table 66.
R
Description
overtemperature warning interrupt disabled
-
Supply interrupt enable (address 1Ch)
Bit
Symbol
Access
Value
7:6
reserved
R
-
5
SMPSSIE
R/W
0
1
SMPS status interrupt enabled
4
BMOIE
R/W
0
battery monitor overvoltage interrupt disabled
1
battery monitor overvoltage interrupt enabled
Description
battery monitor undervoltage interrupt disabled
SMPS status interrupt disabled
3
BMUIE
R/W
0
1
battery monitor undervoltage interrupt enabled
2
VEXTOIE
R/W
0
VEXT overvoltage interrupt disabled
1
VEXT overvoltage interrupt enabled
VEXT undervoltage interrupt disabled
1
VEXTUIE
R/W
0
1
VEXT undervoltage interrupt enabled
0
V1UIE
R/W
0
V1 undervoltage interrupt disabled
1
V1 undervoltage interrupt enabled
Table 67.
Transceiver interrupt enable register (address 23h)
Bit
Symbol
Access
Value Description
7:5
reserved
R
-
4
CBSIE
R/W
0
CAN-bus silence interrupt disabled
1
CAN-bus silence interrupt enabled
3
LWI2E[1]
0
LIN2 wake-up interrupt disabled
1
LIN2 wake-up interrupt enabled
0
LIN1 wake-up interrupt disabled
1
LIN1 wake-up interrupt enabled
2
Product data sheet
System interrupt enable register (address 04h)
Bit
0
UJA113X_SERIES
R/W
LWI1E
R/W
R/W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
83 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 67.
Transceiver interrupt enable register (address 23h) …continued
Bit
Symbol
Access
Value Description
1
CFIE
R/W
0
CAN failure interrupt disabled
1
CAN failure interrupt enabled
0
CAN wake-up interrupt disabled
1
CAN wake-up interrupt enabled
0
[1]
CWIE
R/W
UJA1132 and UJA1136 only; bit 3 is reserved in the UJA1131 and UJA1135.
Table 68. Bank 0 wake-up interrupt enable register (address 37h)
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
7
IO4FEIE
R/W
0
HVIO4 falling edge interrupt disabled
1
HVIO4 falling edge interrupt enabled
0
HVIO4 rising edge interrupt disabled
1
HVIO4 rising edge interrupt enabled
0
HVIO3 falling edge interrupt disabled
1
HVIO3 falling edge interrupt enabled
0
HVIO3 rising edge interrupt disabled
1
HVIO3 rising edge interrupt enabled
0
HVIO2 falling edge interrupt disabled
1
HVIO2 falling edge interrupt enabled
0
HVIO2 rising edge interrupt disabled
1
HVIO2 rising edge interrupt enabled
0
HVIO1 falling edge interrupt disabled
1
HVIO1 falling edge interrupt enabled
0
HVIO1 rising edge interrupt disabled
1
HVIO1 rising edge interrupt enabled
6
5
4
3
2
1
0
IO4REIE
IO3FEIE
R/W
R/W
IO3REIE
IO2FEIE
R/W
R/W
IO2REIE
IO1FEIE
R/W
R/W
IO1REIE
R/W
Table 69. Bank 0 fail interrupt enable register (address 38h)
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
7
IO4SCIE
R/W
0
HVIO4 short circuit interrupt disabled
1
HVIO4 short circuit interrupt enabled
HVIO4 open load interrupt enabled
6
IO4OLIE
R/W
0
1
HVIO4 open load interrupt disabled
5
IO3SCIE
R/W
0
HVIO3 short circuit interrupt disabled
1
HVIO3 short circuit interrupt enabled
HVIO3 open load interrupt enabled
4
IO3OLIE
R/W
0
1
HVIO3 open load interrupt disabled
3
IO2SCIE
R/W
0
HVIO2 short circuit interrupt disabled
1
HVIO2 short circuit interrupt enabled
0
HVIO2 open load interrupt enabled
1
HVIO2 open load interrupt disabled
2
UJA113X_SERIES
Product data sheet
IO2OLIE
R/W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
84 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 69. Bank 0 fail interrupt enable register (address 38h) …continued
Not available in UJA113xFD/0.
Bit
Symbol
Access
Value
Description
1
IO1SCIE
R/W
0
HVIO1 short circuit interrupt disabled
1
HVIO1 short circuit interrupt enabled
0
HVIO1 open load interrupt enabled
1
HVIO1 open load interrupt disabled
0
IO1OLIE
R/W
Table 70. Bank 1 wake-up interrupt enable register (address 47h)
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
7
IO8FEIE
R/W
0
HVIO8 falling edge interrupt disabled
1
HVIO8 falling edge interrupt enabled
6
IO8REIE
R/W
0
HVIO8 rising edge interrupt disabled
1
HVIO8 rising edge interrupt enabled
HVIO7 falling edge interrupt disabled
5
IO7FEIE
R/W
0
1
HVIO7 falling edge interrupt enabled
4
IO7REIE
R/W
0
HVIO7 rising edge interrupt disabled
1
HVIO7 rising edge interrupt enabled
HVIO6 falling edge interrupt disabled
3
IO6FEIE
R/W
0
1
HVIO6 falling edge interrupt enabled
2
IO6REIE
R/W
0
HVIO6 rising edge interrupt disabled
1
HVIO6 rising edge interrupt enabled
HVIO5 falling edge interrupt disabled
1
IO5FEIE
R/W
0
1
HVIO5 falling edge interrupt enabled
0
IO5REIE
R/W
0
HVIO5 rising edge interrupt disabled
1
HVIO5 rising edge interrupt enabled
Table 71. Bank 1 fail interrupt enable register (address 48h)
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
7
IO8SCIE
R/W
0
HVIO8 short circuit interrupt disabled
1
HVIO8 short circuit interrupt enabled
0
HVIO8 open load interrupt enabled
1
HVIO8 open load interrupt disabled
0
HVIO7 short circuit interrupt disabled
1
HVIO7 short circuit interrupt enabled
0
HVIO7 open load interrupt enabled
1
HVIO7 open load interrupt disabled
0
HVIO6 short circuit interrupt disabled
1
HVIO6 short circuit interrupt enabled
0
HVIO6 open load interrupt enabled
1
HVIO6 open load interrupt disabled
6
5
4
3
2
UJA113X_SERIES
Product data sheet
IO8OLIE
R/W
IO7SCIE
IO7OLIE
R/W
IO6SCIE
IO6OLIE
R/W
R/W
R/W
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
85 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 71. Bank 1 fail interrupt enable register (address 48h) …continued
Not available in UJA113xFD/x.
Bit
Symbol
Access
Value
Description
1
IO5SCIE
R/W
0
HVIO5 short circuit interrupt disabled
1
HVIO5 short circuit interrupt enabled
0
HVIO5 open load interrupt enabled
1
HVIO5 open load interrupt disabled
0
IO5OLIE
R/W
7.13 Non-volatile SBC configuration
The UJA113x contains Multiple Time Programmable Non-Volatile (MTPNV) memory cells
that allow some of the default device settings to be reconfigured. The MTPNV memory
address range is from 0x71 to 0x74. An overview of the MTPNV registers is given in
Table 72. Details on bit settings, including factory preset values, can be found in Table 9,
Table 11, Table 45 and Table 46.
Table 72.
Overview of MTPNV registers
Addr. Register Name
Bit:
7
0x71
HVIO high-side control[1] IO8HOC
control[1]
IO8LOC
6
5
4
3
2
1
0
IO7HOC
IO6HOC
IO5HOC
IO4HOC
IO3HOC
IO2HOC
IO1HOC
IO7LOC
IO6LOC
IO5LOC
IO4LOC
IO3LOC
IO2LOC
IO1LOC
0x72
HVIO low-side
0x73
Start-up control
reserved
RLC
V2SUC
IO4SFC
IO3SFC
IO2SFC
0x74
SBC configuration ctrl.
reserved
V1RTSUC
FNMC
SDMC
VEXTAC
SLPC
[1]
For derivatives without the relevant HVIO pin, the associated bit is set to 0; this needs to be taken into account when calculating the
CRC value.
7.13.1 Programming the MTPNV cells
Bit NVMPS in the MTPNV status register (Table 73) must be set to 1 before the
non-volatile memory cells can be reprogrammed. Bit NVMPS is pre-set to 1 when the
device is shipped. It is reset to 0 after the cells have been programmed. The battery
supply voltage must be within the range specified for MTPNV programming (Vprog(MTPNV);
see Table 90) while the cells are being programmed.
NVMPS can be set to 1 again by restoring the factory presets (see Section 7.13.2). When
the factory presets are restored, a system reset is generated, automatically forcing the
UJA113x to switch to Forced Normal mode (since FNMC = 1). This ensures that the
programming cycle cannot be interrupted by the watchdog.
Programming of the non-volatile memory registers is performed in two steps. First, the
required values are written to addresses 0x71 to 0x74. In the second step, reprogramming
is confirmed by writing the correct CRC value to the MTPNV CRC control register (see
Section 7.13.1.1). The SBC starts reprogramming the MTPNV cells as soon as the CRC
value has been validated. If the CRC value is not correct, reprogramming is aborted. On
completion, a system reset is generated to indicate that the MTPNV cells have been
reprogrammed successfully. Note that updated contents of registers 0x71 to 0x74 cannot
be read until the programming process has been successfully completed.
After an MTPNV programming cycle has been completed, the non-volatile memory is
protected against being overwritten via a standard SPI write operation.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
86 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
The MTPNV status register (Table 73) contains a write counter, WRCNTS, that is
incremented each time the MTPNV cells are reprogrammed (up to a maximum value of
111111; there is no overflow). Note that this counter is provided for information purposes
only; reprogramming will not be aborted if it reaches its maximum value. An error
correction code status bit, ECCS, indicates whether reprogramming was successful. It is
not recommended to program the MTPNV cells more than Ncy(W)MTP times (see Table 90).
Table 73.
Bit
Symbol
Access
Value
Description
7:2
WRCNTS
R
xxxxxx
write counter: contains the number of times the
MTPNV cells were reprogrammed
1
ECCS
R
0
no error detected during MTPNV cell programming
1
an error was detected during MTPNV cell
programming
0
MTPNV memory cannot be overwritten
1
MTPNV memory is ready to be reprogrammed
0
7.13.1.1
MTPNV status register (address 70h)
NVMPS
R
Calculating the CRC value for MTP programming
The cyclic redundancy check value stored in bits CRCC in the MTPNV CRC control
register is calculated using the data written to registers 0x71 to 0x74. Not writing to one of
these registers is equivalent to writing 00h to that register.
Table 74.
MTPNV CRC control register (address 75h)
Bit
Symbol
Access
Value
Description
7:0
CRCC
R/W
-
CRC control data
The CRC value is calculated using the data representation shown in Figure 22 and the
modulo-2 division with the generator polynomial: X8 + X5 + X3 + X2 + X + 1. The result of
this operation must be bitwise inverted.
UHJLVWHU[
UHJLVWHU[
UHJLVWHU[
UHJLVWHU[
DDD
Fig 22. Data representation for CRC calculation
The following parameters can be used to calculate the CRC value (e.g. via the Autosar
method):
Table 75.
UJA113X_SERIES
Product data sheet
Parameters for CRC coding
Parameter
Value
CRC result width
8 bits
Polynomial
0x2F
Initial value
0xFF
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
87 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 75.
Parameters for CRC coding …continued
Parameter
Value
Input data reflected
no
Result data reflected
no
XOR value
0xFF
Alternatively, the following algorithm can be used:
data = 0 // unsigned byte
crc = 0xFF
for i = 0 to 3
data = content_of_address(0x71 + i) EXOR crc
for j = 0 to 7
if data 128
data = data * 2 // shift left by 1
data = data EXOR 0x2F
else
data = data * 2 // shift left by 1
next j
crc = data
next i
crc = crc EXOR 0xFF
7.13.2 Restoring factory preset values
Factory preset values are restored when the following conditions apply for at least
td(MTPNV) during power-up:
• pin RSTN is held LOW
• CANH is pulled up to VBAT
• CANL is pulled down to GND
After the factory preset values have been restored, the SBC enters Forced normal Mode.
Since the CAN-bus is clamped dominant, pin RXDC will be LOW. During the factory
preset restore process, this pin is forced HIGH to allow a falling edge to signal that the
process has been completed.
The write counter, WRCNTS, in the MTPNV status register is incremented every time the
factory presets are restored.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
88 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.14 Device ID
Two bytes are reserved at addresses 0x7E and 0x7F for the UJA113x identification codes.
ID0S and ID1S combine to indicate the UJA113x series variant, as detailed in Table 78.
Table 76.
Identification register 1 (address 7Eh)
Bit
Symbol
Access
Value
Description
7:0
ID0S
R
see Table 78
device identification code (part 1)
Table 77.
Identification register 2 (address 7Fh)
Bit
Symbol
Access
Value
Description
7:6
ID1S
R
see Table 78
device identification code (part 2)
5:0
IDVS
R
Table 78.
silicon version:
xx0xxx
UJA113xHW
xx1xxx
UJA113xFD
Identification codes
Variant
ID0S (8 LBSs of ID code)
ID1S (2 MSBs of ID code)
UJA1131HW/5V0
0x11
0x0
UJA1131HW/3V3
0x10
0x0
UJA1132HW/5V0
0x01
0x0
UJA1132HW/3V3
0x00
0x0
UJA1135HW/5V0
0x11
0x1
UJA1135HW/3V3
0x10
0x1
UJA1136HW/5V0
0x01
0x1
UJA1136HW/3V3
0x00
0x1
UJA1131HW/FD/5V/4
0x51
0x0
UJA1131HW/FD/3V/4
0x50
0x0
UJA1131HW/FD/5V/0
0x71
0x0
UJA1131HW/FD/3V/0
0x70
0x0
UJA1132HW/FD/5V/4
0x41
0x0
UJA1132HW/FD/3V/4
0x40
0x0
UJA1132HW/FD/5V/0
0x61
0x0
UJA1132HW/FD/3V/0
0x60
0x0
7.15 General-purpose memory
The UJA113x allocates 4 bytes of RAM as general-purpose memory for storing user
information. The general-purpose registers can be accessed via the SPI at addresses
0x06 to 0x09 (see Table 80).
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
89 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7.16 SPI
7.16.1 Introduction
The Serial Peripheral Interface (SPI) provides the communication link with the
microcontroller, supporting multi-slave operations. The SPI is configured for full-duplex
data transfer, so status information is returned when new control data is shifted in. The
interface also offers a read-only access option, allowing the application to read back the
data without changing the register content.
The SPI uses four interface signals for synchronization and data transfer:
•
•
•
•
SCSN: SPI chip select; active LOW
SCK: SPI clock; default level is LOW due to low-power concept
SDI: SPI data input
SDO: SPI data output; floating when pin SCSN is HIGH
Bit sampling is performed on the falling clock edge and data is shifted on the rising clock
edge (see Figure 23).
SCSN
SCK
01
02
03
04
N–1
N
sampled
SDI
SDO
X
floating
X
MSB
MSB–1
MSB–2
MSB–3
01
LSB
MSB
MSB–1
MSB–2
MSB–3
01
LSB
X
floating
015aaa255
Fig 23. SPI timing protocol
The SPI data in the UJA113x is stored in a number of dedicated 8-bit registers. Each
register is assigned a unique 7-bit address. Two bytes need to be transmitted to the SBC
for a single register write operation. The first byte contains the 7-bit address along with a
‘read-only’ bit (the LSB). The read-only bit must be 0 to indicate a write operation (if this bit
is 1, a read operation is assumed and any data on the SDI pin is ignored). The second
byte contains the data to be written to the register.
24- and 32-bit write operations are also supported. The register address is automatically
incremented, once for a 24-bit operation and twice for a 32-bit operation, as illustrated in
Figure 24.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
90 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
8-$[5HJLVWHU$GGUHVV5DQJH
[
[
[
[
[
,' [
DGGU
$
$
$
$
$
$GGUHVV%LWV
$
[
[
GDWD
GDWD
GDWDE\WH
[
['
[(
[)
GDWD
GDWDE\WH
GDWDE\WH
$ 52
[
[
[
5HDGRQO\%LW
[
[
[
[
[
[
[
'DWD%LWV
[
[
[
[
[
[
[
[
'DWD%LWV
[
[
[
'DWD%LWV
[
[
[
DDD
Fig 24. SPI data structure for a write operation (16-, 24- or 32-bit)
During an SPI data write operation, the contents of the addressed register(s) is returned
via pin SDO. This also happens for a read operation (where the read-only bit is set to 1).
During a write operation, the UJA113x monitors the number of SPI bits transmitted. If the
number recorded is not 16, 24 or 32, then the write operation is aborted and, if enabled,
an SPI failure interrupt is generated (SPIFI = 1).
A delay of at least td(W)SPI must be inserted between consecutive SPI write operations to
the same register, otherwise the SBC may not execute the first write access. The delay is
measured between successive rising edges on SCSN.
The UJA113x tolerates attempts to write to registers that do not exist. If the available
address space is exceeded during a write operation, the data overflows into address 0x00
(without generating an SPI failure interrupt).
An SPI failure interrupt is only generated if an illegal SPI message is received (e.g. the
number of bits transmitted is not 16, 24 or 32). The received information is ignored and
register contents are not modified. If an SPI write operation does not trigger an interrupt,
the data has been successfully written to the addressed register.
7.16.2 Register map
The addressable register space contains 128 registers with addresses from 0x00 to 0x7F.
The registers are divided into eight functional groups, as shown in Table 79. An overview
of the register mapping is provided in Table 80 to Table 86. The functionality of individual
bits is discussed in more detail in the relevant sections of the data sheet. Note that not all
registers and bits are available in all UJA113x derivatives.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
91 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 79.
Table 80.
Register groupings
Address range
Description
Content
0x00 to 0x0F
Primary control registers
SBC mode, watchdog, reset, limp-home,
Overtemp, EN control
0x10 to 0x1F
Supply control registers
Battery monitoring, V1, V2, SMPS control
0x20 to 0x2F
Transceiver control registers
CAN, LIN1 and LIN2 control
0x30 to 0x3F
HVIO bank 0 control registers
Control of HVIO1 to HVIO4
0x40 to 0x4F
HVIO bank 1 control registers
Control of HVIO5 to HVIO8
0x50 to 0x5F
Timer control registers
Timer 1 to 4 control
0x60 to 0x6F
Interrupt status registers
Interrupt status information
0x70 to 0x7F
MTPNV and ID registers
MTPNV register access
Overview of primary control registers
Address Register Name
Bit:
7
6
5
4
0x00
Watchdog control
WMC
0x01
Mode control
reserved
0x02
Fail-safe control
ENSC
ENDC
ENC
0x03
Main status
reserved OTWS
NMS
RSS
0x04
System interrupt enable
reserved
0x05
Watchdog status
reserved
0x06
Memory 0
GPM[7:0]
0x07
Memory 1
GPM[15:8]
0x08
Memory 2
GPM[23:16]
Memory 3
GPM[31:24]
Lock control
reserved LK6C
Addr.
1
0
MC
0x0A
Table 81.
2
reserved NWP
0x09
0x0B to 0x0F
3
LK5C
LK4C
LHC
RCC
OTWIE
SPIFIE
FNMS
SDMS
WDS
LK3C
LK2C
LK1C
reserved
LK0C
reserved
Overview of supply control registers
Register Name
Bit:
7
6
0x10
Regulator control
reserved
0x11
Battery monitor interrupt ctrl.
reserved
0x12
Battery monitor UV control
BMUTC
0x13
Battery monitor OV control
BMOTC
0x14
Battery monitor hys. ctrl.
BMHOC
0x15
VBAT ADC results 1
BMBCD
5
4
V2SC
3
V2C
0
V1RTC
BMHUC
0x16
VBAT ADC results 2
reserved
BATSENSE ADC results 1
BMSCD
0x18
BATSENSE ADC results 2
reserved
0x19
SMPS control
reserved
SMPSOTC
0x1A
SMPS o/p voltage control
reserved
SMPSOC
Product data sheet
1
BMSC
0x17
UJA113X_SERIES
2
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
BMBCS
BMBCD
BMSCS
BMSCD
reserved
SMPSC
© NXP Semiconductors N.V. 2015. All rights reserved.
92 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 81.
Addr.
Overview of supply control registers …continued
Register Name
Bit:
7
6
5
4
3
2
1
0
0x1B
Supply voltage status
reserved
BMOVS
BMUVS SMPSS
VEXTS
0x1C
Supply interrupt enable
reserved
SMPSSIE
BMOIE
VEXTOIE VEXTUIE V1UIE
0x1D to 0x1F
Table 82.
BMUIE
V1S
reserved
Overview of transceiver control registers
Address Register Name
Bit:
7
6
5
4
3
CPNC
2
1
0x20
CAN control
reserved CFDC
PNCOK
CSC
CMC
0x21
LIN control
LSC2
LMC2
LSC1
LMC1
0x22
Transceiver status
CTS
CPNERR CPNS
COSCS CBSS
0x23
Transceiver interrupt enable reserved
0x24 to 0x25
reserved
0x26
Data rate
reserved
0x27
ID 0
ID[7:0]
0x28
ID 1
ID[15:8]
0x29
ID 2
ID[23:16]
0x2A
ID 3
reserved
0x2B
Mask 0
M[7:0]
0x2C
Mask 1
M[15:8]
0x2D
Mask 2
M[23:16]
0x2E
Mask 3
reserved
0x2F
Frame control
IDE
Table 83.
Overview of HVIO control registers
Addr. Register Name
CBSIE
VLINS
VCS
CFS
LWI2E LWI1E
CFIE
CWIE
CDR
ID[28:24]
M[28:24]
PNDM
reserved
DLC
Bit:
7
6
5
4
3
2
1
0x30
HVIO1 control
IO1SC
IO1AC
IO1CC
0x31
HVIO2 control
IO2SC
IO2AC
IO2CC
0x32
HVIO3 control
IO3SC
IO3AC
IO3CC
0x33
HVIO4 control
IO4SC
IO4AC
IO4CC
0x34
Bank 0 threshold control reserved
0x35
Bank 0 wake-up status
reserved
0x36
Bank 0 driver status
IO4DS
0x37
Bank 0 wake int. enable
IO4FEIE
IO4REIE
IO3FEIE
IO3REIE
0x38
Bank 0 fail int. enable
IO4SCIE
IO4OLIE
IO3SCIE
IO3OLIE
0x39
Bank 0 s/c threshold ctrl. IO4SCTC
IO3SCTC
IO2SCTC
IO1SCTC
0x3A
Bank 0 o/l threshold ctrl. IO4OLTC
IO3OLTC
IO2OLTC
IO1OLTC
IO4WLS
IO3DS
IO3WLS
IO2WLS
IO2FEIE
IO2REIE
IO1FEIE
IO1REIE
IO2SCIE
IO2OLIE
IO1SCIE
IO1OLIE
IO2DS
0x40
HVIO5 control
IO5SC
IO5AC
IO5CC
0x41
HVIO6 control
IO6SC
IO6AC
IO6CC
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
IO1WLS
IO1DS
reserved
Product data sheet
0
B0WTC
0x3B to 0x3F
UJA113X_SERIES
0
© NXP Semiconductors N.V. 2015. All rights reserved.
93 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 83.
Overview of HVIO control registers …continued
Addr. Register Name
Bit:
7
6
5
4
3
2
1
0
0x42
HVIO7 control
IO7SC
IO7AC
IO7CC
0x43
HVIO8 control
IO8SC
IO8AC
IO8CC
0x44
Bank 1 threshold control reserved
0x45
Bank 1 wake-up status
reserved
0x46
Bank 1 driver status
IO8DS
0x47
Bank 1 wake int. enable
IO8FEIE
IO8REIE
0x48
Bank 1 fail int. enable
IO8SCIE
IO8OLIE
0x49
Bank 0 s/c threshold ctrl. IO8SCTC
IO7SCTC
IO6SCTC
IO5SCTC
0x4A
Bank 0 o/l threshold ctrl. IO8OLTC
IO7OLTC
IO6OLTC
IO5OLTC
0x4B to 0x4F
Table 84.
B1WTC
IO8WLS
IO7DS
IO6DS
IO7FEIE
IO7REIE
IO7SCIE
IO7OLIE
IO6WLS
IO5WLS
IO5DS
IO6FEIE
IO6REIE
IO6SCIE
IO6OLIE
IO5FEIE
IO5REIE
IO5SCIE
IO5OLIE
reserved
Overview of timer control registers
Address Register Name
Bit:
7
6
0x50
Timer 1 control
reserved
0x51
Timer 1 duty cycle control
T1DCC
0x52
Timer 2 control
reserved
0x53
Timer 2 duty cycle control
T2DCC
0x54
Timer 3 control
reserved
0x55
Timer 3 duty cycle control
T3DCC
0x56
Timer 4 control
reserved
0x57
Timer4 duty cycle control
T4DCC
0x58 to 0x5F
Table 85.
IO7WLS
5
4
3
2
1
0
T1PC
res.
T1MC
T2PC
T2MC
T3PC
T3MC
T4PC
T4MC
reserved
Overview of interrupt status registers
Addr. Register Name
Bit:
7
6
5
4
3
2
1
0
Global interrupt status
reserved
B1FIS
B1WIS
B0FIS
B0WIS
TRXIS
SUPIS
SYSIS
0x61
System interrupt status
reserved
OVSDI
POSI
reserved
OTWI
SPIFI
WDI
0x62
Supply interrupt status
reserved
SMPSSI BMOI
BMUI
VEXTOI VEXTUI V1UI
0x63
Transceiver interrupt status
reserved
PNFDEI CBSI
LWI2
LWI1
CFI
CWI
0x64
Bank 0 wake-up interrupt status IO4FEI
IO4REI
IO3FEI
IO3REI
IO2FEI
IO2REI
IO1FEI
IO1REI
0x65
Bank 0 fail interrupt status
IO4SCI
IO4OLI
IO3SCI
IO3OLI
IO2SCI
IO2OLI
IO1SCI
IO1OLI
0x66
Bank 1 wake-up interrupt status IO8FEI
IO8REI
IO7FEI
IO7REI
IO6FEI
IO6REI
IO5FEI
IO5REI
0x67
Bank 1 fail interrupt status
IO8SCI
IO8OLI
IO7SCI
IO7OLI
IO6SCI
IO6OLI
IO5SCI
IO5OLI
0x68
Data mask 0
DM0[7:0]
0x69
Data mask 1
DM1[7:0]
0x6A
Data mask 2
DM2[7:0]
0x6B
Data mask 3
DM3[7:0]
0x6C Data mask 4
DM4[7:0]
0x60
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
94 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 85.
Overview of interrupt status registers …continued
Addr. Register Name
Bit:
7
6
0x6D Data mask 5
DM5[7:0]
0x6E
Data mask 6
DM6[7:0]
0x6F
Data mask 7
DM7[7:0]
Table 86.
5
4
3
2
1
0
Overview of MTPNV and ID registers
Addr. Register Name
Bit:
7
6
5
4
3
2
1
0
0x70
MTPNV interrupt status
WRCNTS
ECCS
NVMPS
0x71
HVIO high-side control
IO8HOC
IO7HOC
IO6HOC
IO5HOC
IO4HOC
IO3HOC
IO2HOC
IO1HOC
0x72
HVIO low-side control
IO8LOC
IO7LOC
IO6LOC
IO5LOC
IO4LOC
IO3LOC
IO2LOC
IO1LOC
0x73
Start-up control
reserved
RLC
V2SUC
IO4SFC
IO3SFC
IO2SFC
V1RTSUC
FNMC
SDMC
VEXTAC
SLPC
0x74
SBC configuration ctrl.
reserved
0x75
MTPNV CRC control
CRCC
0x76 to 0x7D
reserved
0x7E
Identification register 1
ID0S
0x7F
Identification register 2
ID1S
IDVS
7.16.3 Register configuration in SBC operating modes
A number of register bits may change state automatically when the UJA113x switches
from one operating mode to another. This is particularly evident when the UJA113x
switches to Off mode. These changes are summarized in Table 87. If an SPI transmission
is in progress when the UJA113x changes state, the transmission is ignored (automatic
state changes have priority).
Table 87.
Symbol
Register bit settings in SBC operating modes
Off (power-on
default)
Standby
Normal
Sleep
Reset
Overload
FSP
B0FIS
0
no change
no change
no change
no change
no change
0
B0WIS
0
no change
no change
no change
no change
no change
0
B0WTC
0
no change
no change
no change
no change
no change
no change
B1FIS
0
no change
no change
no change
no change
no change
0
B1WIS
0
no change
no change
no change
no change
no change
0
B1WTC
0
no change
no change
no change
no change
no change
no change
BMBCD[1]
0000000000
-
actual state
-
-
-
-
BMBCS
0
actual state
actual state
actual state
actual state
actual state
actual state
BMSCD[1]
0000000000
-
actual state
-
-
-
-
BMSCS
0
actual state
actual state
actual state
actual state
actual state
actual state
BMHOC
0000
no change
no change
no change
no change
no change
no change
BMHUC
0000
no change
no change
no change
no change
no change
no change
BMOI
0
no change
no change
no change
no change
no change
0
BMOIE
0
no change
no change
no change
no change
no change
0
BMOTC
11111111
no change
no change
no change
no change
no change
no change
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
95 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 87.
Register bit settings in SBC operating modes …continued
Symbol
Off (power-on
default)
Standby
Normal
Sleep
Reset
Overload
FSP
BMOVS
0
actual state
actual state
actual state
actual state
actual state
actual state
BMSC
0
no change
no change
no change
no change
no change
no change
BMUI
0
no change
no change
no change
no change
no change
0
BMUIE
0
no change
no change
no change
no change
no change
0
BMUTC
00000000
no change
no change
no change
no change
no change
no change
BMUVS
0
actual state
actual state
actual state
actual state
actual state
actual state
CBSI
0
no change
no change
no change
no change
no change
0
CBSIE
0
no change
no change
no change
no change
no change
0
CBSS
0
1
actual state
1
1
1
1
CDR
101
no change
no change
no change
no change
no change
101
CFDC
0
no change
no change
no change
no change
no change
no change
CFI
0
no change
no change
no change
no change
no change
0
CFIE
0
no change
no change
no change
no change
no change
0
CFS
0
actual state
actual state
actual state
actual state
actual state
actual state
CMC
00
no change
no change
no change
no change
no change
00
COSCS
0
actual state
actual state
actual state
actual state
actual state
actual state
CPNC
0
no change
no change
no change
no change
no change
0
CPNERR
1
actual state
actual state
actual state
actual state
actual state
actual state
CPNS
0
actual state
actual state
actual state
actual state
actual state
actual state
CRCC
n.a.
n.a.
n.a.
n.a.
n.a.
n.a.
n.a.
CSC
01
no change
no change
no change
no change
no change
no change
CTS
0
0
actual state
0
0
0
0
CWI
0
no change
no change
no change
no change
no change
0
CWIE
0
no change
no change
no change
no change
no change
1
DLC
0000
no change
no change
no change
no change
no change
0000
DMn
11111111
no change
no change
no change
no change
no change
no change
ECCS
actual state
actual state
actual state
actual state
actual state
actual state
actual state
ENC
00
no change
no change
no change
no change
no change
no change
ENDC
0
no change
no change
no change
no change
no change
no change
ENSC
00
no change
no change
no change
no change
no change
no change
FNMC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
FNMS
0
actual state
actual state
actual state
actual state
actual state
actual state
GPM
0000...0000
no change
no change
no change
no change
no change
no change
ID[28:0]
00...00
no change
no change
no change
no change
no change
00...00
IDM[28:0]
00...00
no change
no change
no change
no change
no change
00...00
IDnS
actual state
actual state
actual state
actual state
actual state
actual state
actual state
IOnAC
000
no change
no change
no change
no change
no change
no change
IOnCC
000 or defined
by dedicated
MTPNV bit
IOnSFC
no change
no change
no change
no change
no change
no change
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
96 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 87.
Register bit settings in SBC operating modes …continued
Symbol
Off (power-on
default)
Standby
Normal
Sleep
Reset
Overload
FSP
IOnDS
11
actual state
actual state
actual state
actual state
actual state
actual state
IOnFEI
0
no change
no change
no change
no change
no change
0
IOnFEIE
0
no change
no change
no change
no change
no change
1
IOnHOC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
IOnLOC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
IOnOLI
0
no change
no change
no change
no change
no change
0
IOnOLIE
0
no change
no change
no change
no change
no change
0
IOnOLTC
00
no change
no change
no change
no change
no change
no change
IOnREI
0
no change
no change
no change
no change
no change
0
IOnREIE
0
no change
no change
no change
no change
no change
1
IOnSC
00
no change
no change
no change
no change
00
00
IOnSCI
0
no change
no change
no change
no change
no change
0
IOnSCIE
0
no change
no change
no change
no change
no change
0
IOnSCTC
00
no change
no change
no change
no change
no change
no change
IOnSFC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
IOnWLS
0
actual state
actual state
actual state
actual state
actual state
actual state
LHC
0
no change
no change
no change
no change
1
1
LKnC
0
no change
no change
no change
no change
no change
no change
LMCn
00
no change
no change
no change
no change
no change
no change
LSCn
00
no change
no change
no change
no change
no change
no change
LWIn
0
no change
no change
no change
no change
no change
0
LWInE
0
no change
no change
no change
no change
no change
1
M[28:0]
00...00
no change
no change
no change
no change
no change
00...00
MC
100
100
111
001
100
don’t care
001
NMS
1
no change
0
no change
no change
no change
no change
NVMPS
actual state
actual state
actual state
actual state
actual state
actual state
actual state
NWP
0100
no change
no change
no change
0100
0100
0100
OTWI
0
no change
no change
no change
no change
no change
0
OTWIE
0
no change
no change
no change
no change
no change
0
OTWS
0
actual state
actual state
actual state
actual state
actual state
actual state
OVSDI
0
no change
no change
no change
no change
no change
0
PNDM
1
no change
no change
no change
no change
no change
1
PNFDEI[2]
0
no change
no change
no change
no change
no change
0
PNCOK
0
no change
no change
no change
no change
no change
0
PNFDEI
0
no change
no change
no change
no change
no change
0
POSI
0
no change
no change
no change
no change
no change
0
RCC
00
no change
no change
no change
no change
RCC++ if
VBAT >
Vuvd(BATSMPS),
otherwise no
change
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
00
© NXP Semiconductors N.V. 2015. All rights reserved.
97 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 87.
Register bit settings in SBC operating modes …continued
Symbol
Off (power-on
default)
Standby
Normal
Sleep
Reset
Overload
FSP
RLC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
RSS
00000
no change
no change
no change
reset source
10010
10101
SDMC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
SDMS
0
actual state
actual state
actual state
actual state
actual state
actual state
SLPC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
SMPSC
00
no change
no change
no change
00
00
00
SMPSOC
0101
no change
no change
0101
0101
0101
0101
SMPSOTC 0
no change
no change
no change
0
0
0
SMPSS
0
actual state
actual state
actual state
actual state
actual state
actual state
SMPSSI
0
no change
no change
no change
no change
no change
0
SMPSSIE
0
no change
no change
no change
no change
no change
0
SPIFI
0
no change
no change
no change
no change
no change
0
SPIFIE
0
no change
no change
no change
no change
no change
0
SUPIS
0
no change
no change
no change
no change
no change
0
SYSIS
0
no change
no change
no change
no change
no change
0
T1DCC
00000000
no change
no change
no change
no change
no change
no change
T1MC
0
no change
no change
no change
no change
no change
no change
T1PC
0000
no change
no change
no change
no change
no change
no change
T2DCC
00000000
no change
no change
no change
no change
no change
no change
T2MC
00
no change
no change
no change
no change
no change
no change
T2PC
0000
no change
no change
no change
no change
no change
no change
T3DCC
00000000
no change
no change
no change
no change
no change
no change
T3MC
00
no change
no change
no change
no change
no change
no change
T3PC
0000
no change
no change
no change
no change
no change
no change
T4DCC
00000000
no change
no change
no change
no change
no change
no change
T4MC
00
no change
no change
no change
no change
no change
no change
T4PC
0000
no change
no change
no change
no change
no change
no change
TRXIS
0
no change
no change
no change
no change
no change
0
V1RTC
defined by
V1RTSUC
no change
no change
no change
no change
no change
00
V1RTSUC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
V1S
0
actual state
actual state
actual state
actual state
actual state
V1UI
0
no change
no change
no change
no change
no change
0
V1UIE
0
no change
no change
no change
no change
no change
0
V2C
defined by
V2SUC
no change
no change
no change
no change
no change
no change
VEXTOI
0
no change
no change
no change
no change
no change
0
VEXTOIE
0
no change
no change
no change
no change
no change
0
VEXTS
00
actual state
actual state
actual state
actual state
actual state
actual state
V2SC
00
no change
no change
no change
no change
no change
no change
VEXTAC
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
MTPNV
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
98 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 87.
Register bit settings in SBC operating modes …continued
Symbol
Off (power-on
default)
Standby
Normal
Sleep
Reset
Overload
FSP
VEXTUI
0
no change
no change
no change
no change
no change
0
VEXTUIE
0
no change
no change
no change
no change
no change
0
VCS
0
actual state
actual state
actual state
actual state
actual state
actual state
VLINS
0
actual state
actual state
actual state
actual state
actual state
actual state
WDI
0
no change
no change
no change
no change
no change
0
WDS
0
actual state
actual state
actual state
actual state
actual state
actual state
WMC
001 if
SDMC = 1;
otherwise 010
no change
no change
no change
001 if
no change
SDMC = 1;
otherwise 010
001
(Autonomous
mode)
WRCNTS
actual state
actual state
actual state
actual state
actual state
actual state
[1]
Note that battery monitoring is only enabled in Normal mode.
[2]
UJA113xFD/x only; otherwise reserved.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
actual state
© NXP Semiconductors N.V. 2015. All rights reserved.
99 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
8. Limiting values
Table 88. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
Vx
voltage on pin x
DC value
Unit
0.3
+6
V
0.3
+6
V
pins TXDC, RXDC, EN, SDI, SDO, SCK, SCSN,
TXDL1, TXDL2, RXDL1, RXDL2, RSTN, INTN1 and
INTN2
0.3
VV1 +
0.3
V
18
+40
V
18
+40
V
pins BAT, BATHS1, BATHS2, BATSMPS, BATV2, L1,
LIMP, BATSENSE, ADCCAP
0.3
+40
V
pin BOOTH1
VL1
0.3
VL1 +
3.6
V
pin BOOTH2
VL2
0.3
VL2 +
3.6
V
pins L2, VSMPS
0.3
+18
V
pin CAPA
0.3
+3.6
V
pin CAPB (internally shorted to GNDSMPS)
0.3
+0.3
V
[1]
pin VEXT
pins HVIO1 to HVIO8
current on pin x
Max
pins V2 and VCAN
pin V1 (max current IV1 = 50 mA)
Ix
Min
[2]
pins CANH and CANL with respect to any other pin
58
+58
V
voltage difference between pin CANH and CANL
40
+40
V
pins LIN1 and LIN2 with respect to any other pin
40
+40
V
GNDSMPS
0.3
+0.3
V
10
-
mA
-
20
mA
reverse polarity
pins BAT, BATHS1, BATHS2, BATSMPS, BATV2
Ii(LIMP)
input current on pin
LIMP
LHC = 1
IBATSENSE
current on pin
BATSENSE
continuous current; VBATSENSE < 0 V
18
-
mA
peak current; VBATSENSE < 0 V; tmax = 2 ms; ISO7637
pulse 1
180
-
mA
reverse current
from pin V1 to pin VSMPS; VV1 5 V
[3]
-
500
mA
from pin V2 to pin BATV2; VV2 5 V
[3]
-
100
mA
on pins
[4]
150
+100
V
Ir
Vtrt
transient voltage
BAT, BATHS1, BATHS2, BATSMPS, BATV2: via
reverse polarity diode and capacitor to GND
BATSENSE: coupling via 1 k resistor and 10 nF
capacitor to GND
CANL, CANH: coupling via 1 nF capacitors
LIN1, LIN2: coupling via 1 nF capacitors
HVIO1 to HVIO8: coupling via 1 nF capacitors to GND
VEXT: coupling via 1 nF capacitor
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
100 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 88. Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
VESD
electrostatic discharge IEC 61000-4-2 (150 pF, 330 )
voltage
pins BAT, BATHS1, BATHS2, BATSMPS, BATV2 with
capacitor; CANH, CANL, LIN1 and LIN2, HVIO1 to
HVIO8, BATSENSE with 10 nF capacitor and 1 k
resistor; VEXT with 2.2 F capacitor
Human Body Model (HBM); 100 pF, 1.5 k
Min
Max
Unit
6
+6
kV
[5]
[6]
[7]
2
+2
kV
pins CANH, CANL, LIN1, LIN2
[8]
6
+6
kV
pins BAT, BATV2, BATHS1, BATHS2, HVIO1 to HVIO8,
BATSENSE, VEXT
[6]
4
+4
kV
Charged Device Model (CDM); field Induced charge; 4 pF
[9]
750
+750
V
500
+500
V
40
+150
C
all pins
corner pins
all other pins
[10]
Tvj
virtual junction
temperature
0
+85
C
Tstg
storage temperature
55
+150
C
Tamb
ambient temperature
40
+125
C
when programming the MTPNV cells
[1]
V1 has an internal clamping mechanism that ensures that, in both supplied and unsupplied state, an injection current of 50 mA (max)
flowing from the connected microcontroller can be tolerated without needing to specify the interface pins to a voltage higher than 6 V.
This means that an external Zener diode is not needed to limit the output voltage on V1.
[2]
The difference between the supply voltage on pin BATHS1 and the voltage on any of pins HVIO1 to HVIO4 must not exceed 40 V;
similarly the difference between the supply voltage on pin BATHS2 and the voltage on any of pins HVIO5 to HVIO8 must not exceed
40 V.
[3]
A reverse diode connected between V1 (anode) and VSMPS (cathode) limits the voltage drop voltage from V1(+) to VSMPS (-). A
reverse diode connected between V2 (anode) and BATV2 (cathode) limits the voltage drop from V2(+) to BATV2 (-).
[4]
Verified by an external test house to ensure that pins can withstand ISO 7637 part 2 automotive transient test pulses 1, 2a, 3a and 3b.
[5]
According to IEC 61000-4-2; has been verified by an external test house.
[6]
Only tested relative to ground. Only valid for the application circuit shown in Figure 31.
[7]
According to AEC-Q100-002.
[8]
V1, V2, BAT, BATHS1, BATHS2, BATSMPS, VSMPS, BATV2 and VCAN connected to GND, emulating application circuit.
[9]
According to AEC-Q100-011 Rev-C1. The classification level is C4B.
[10] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: Tvj = Tamb + P Rth(vj-a), where Rth(vj-a) is a
fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient
temperature (Tamb).
9. Thermal characteristics
Table 89.
Symbol
Rth(vj-a)
Rth(vj-c)
[1]
Thermal characteristics
Parameter
Conditions
Typ
Unit
thermal resistance from virtual junction to ambient
[1]
29
K/W
thermal resistance from virtual junction to case
[1]
10
K/W
According to JEDEC JESD51-2, JESD51-5 and JESD51-7 at natural convection on 2s2p board. Board with two inner copper layers
(thickness: 70 m; top and bottom layers: 35 m) and thermal via array under the exposed pad connected to the first inner copper layer.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
101 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
10. Static characteristics
Table 90. Static characteristics
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Standby mode; SMPS in Passthrough mode (SMPSC = 11);
IV1 = 0 A; IVSMPS = 0 A;
7.7 V < VBATSMPS < 15 V;
40 C < Tvj < 85 C
-
100
134
A
Sleep mode; SMPS off
(SMPSC = 00);
7.7 V < VBATSMPS < 15 V;
40 C < Tvj < 85 C
-
65
90
A
Sleep mode; SMPS in Passthrough mode (SMPSC = 11);
IVSMPS = 0 A;
7.7 V < VBATSMPS < 15 V;
40 C < Tvj < 85 C
-
80
109
A
one LIN wake-up interrupt
enabled: LWI1E = 1 or
LWI2E = 1; 40 C < Tvj < 85 C
-
2
3
A
one HVIO bank input enabled:
IOnCC = 011, 100 or 111 with
n = 1 to 4 or n = 5 to 8;
40 C < Tvj < 85 C
-
2
3
A
V2 regulator on; VEXTAC = 0;
40 C < Tvj < 85 C
-
80
107
A
V2 regulator on; VEXTAC = 1;
40 C < Tvj < 85 C
-
11
25
A
for first HVIO high-side driver
activated (IOnAC > 0) but not
turned on; IHVIOn = 0 A
-
550
700
A
for first HVIO high-side driver
activated (IOnAC > 0) and
turned on; IHVIOn = 0 A
-
1000
1400
A
1000
1400
A
6
8
mA
Supply current; pins BAT, BATV2, BATHS1, BATHS2, BATSMPS
IDD
supply current
CAN wake-up or no wake-up
source enabled:
additional wake-up source
currents:
additional currents:
for first active HVIO low-side
driver (IOnAC > 0);
IHVIOn = 0 A
SMPS active (SMPSC = 00/01);
IV1 = 0 A; IVSMPS = 0 A;
VBAT = 13 V; VSMPS = 6 V
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
[2]
-
© NXP Semiconductors N.V. 2015. All rights reserved.
102 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Normal mode;
40 C < Tvj < 85 C
-
1.2
1.7
mA
CAN Offline Bias mode;
40 C < Tvj < 85 C
-
46
63
A
CAN Active mode
-
160
280
A
Supply current; pins BAT, BATV2, BATHS1, BATHS2, BATSMPS ...continued
IDD
supply current
CAN Listen-only mode
-
60
125
A
CAN partial networking
-
300
400
A
LIN1/2 Active mode; LIN
recessive; VTXDL1/2 = VV1;
5 V < VBAT < 18 V
-
1.8
2.6
mA
LIN1/2 Active mode; LIN
dominant; VTXDL1/2 = 0 V;
5 V < VBAT < 18 V
-
2.8
6.7
mA
LIN Listen-only mode;
5 V < VBAT < 18 V
-
-
100
A
Power on/off detection on pin BAT, VSMPS, BATHS1 and BATHS2
Vth(det)pon
power-on detection
threshold voltage
highest value on pin BAT or pin
VSMPS
4.45
-
5.5
V
Vhys(det)pon
power-on detection
hysteresis voltage
highest value on pin BAT or pin
VSMPS
450
-
-
mV
Vth(det)poff
power-off detection
threshold voltage
highest value on pin BAT or pin
VSMPS
3.0
-
4.0
V
Vuvd(CAN)
CAN undervoltage detection highest value on pin BAT or pin
voltage
VSMPS
4.45
-
5.5
V
Vuvr(CAN)
CAN undervoltage recovery
voltage
highest value on pin BAT or pin
VSMPS
4.7
-
6
V
Vuvd
undervoltage detection
voltage
on pin BATHS1 or pin BATHS2
3.4
-
4.2
V
Vuvd(LIN)
LIN undervoltage detection
voltage
on pin BAT
4.4
4.7
5.0
V
Vuvr(LIN)
LIN undervoltage recovery
voltage
on pin BAT
4.9
5.2
5.5
V
Vhys(uvd)LIN
LIN undervoltage detection
hysteresis voltage
on pin BAT
200
-
-
mV
Load dump activation/release: supply pins BAT, BATV2, BATHS1, BATHS2
Vth(det)ov
overvoltage detection
threshold voltage
30
-
34
V
Vth(rel)ov
overvoltage release
threshold voltage
29
-
33
V
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
103 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
4.5
-
4.75
V
CAN Active mode; CAN recessive;
VTXDC = VV1
1
3
6
mA
CAN Active mode; CAN dominant;
VTXDC = 0 V;
R(CANH-CANL) = no load
3
7.5
15
mA
CAN not in Active mode;
40 C < Tvj < 85 C
-
3
5
A
High-speed CAN: pin VCAN
Vuvd(VCAN)
undervoltage detection
voltage on pin VCAN
IDD(CAN)
CAN supply current
SMPS Pass-through suppression: pins BATSMPS and VSMPS
Vovd(BATSMPS) overvoltage detection
voltage on pin BATSMPS
VBATSMPS rising
15
-
16
V
Vuvd(BATSMPS) undervoltage detection
voltage on pin BATSMPS
VBATSMPS falling
7.1
-
7.7
V
on pin VSMPS; for switching from
Pass-through mode to an active
mode
150
-
350
mA
150
-
300
mA
IVSMPS = 50 mA
2
-
28
V
IVSMPS = 150 mA
2.5
-
28
V
IVSMPS = 240 mA
3.25
-
28
V
IVSMPS = 400 mA
4.5
-
28
V
IVSMPS = 500 mA
5.5
-
28
V
IVSMPS = 700 mA
7.0
-
28
V
IVSMPS = 50 mA
2
-
28
V
IVSMPS = 110 mA
2.5
-
28
V
IVSMPS = 180 mA
3.25
-
28
V
IVSMPS = 300 mA
4.5
-
28
V
IVSMPS = 420 mA
5.5
-
28
V
IVSMPS = 640 mA
7.0
-
28
V
IVSMPS = 10 mA
2
-
28
V
IVSMPS = 500 mA
5.5
-
28
V
Ith(ocd)
overcurrent detection
threshold current
Tvj = 150 C
SMPS performance: pin BATSMPS
VDD
supply voltage
UJA1131 and UJA1132
VVSMPS = 6 V (SMPSOC = 0101)
UJA1131 and UJA1132;
VVSMPS = 7 V (SMPSOC = 1010)
UJA1135 and UJA1136
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
104 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
R(L1-BATSMPS) resistance between pin L1
and pin BATSMPS
Pass-through mode
-
-
0.8
resistance between pin L2
and pin VSMPS
Pass-through mode
-
-
0.8
V
SMPS: pins L1 and L2
R(L2-VSMPS)
SMPS: pin VSMPS
VO
output voltage
IVSMPS = 500 mA to 0 mA
[2]
[4]
VVSMPS
VVSMPS
VVSMPS
(nom)
(nom)
(nom)
VVSMPS
-
0.95
SMPS active within regulation
window
[4]
(act)
SMPS short circuit current
VVSMPS
+
60 mV
V
(act)
60 mV
Isc(SMPS)
1.05
VBATSMPS = 4 V
-
1.2
-
A
VBATSMPS = 8 V
-
1.4
-
A
VBATSMPS = 12 V
-
1.6
-
A
VBATSMPS = 16 V
-
1.85
-
A
VO(V1)nom = 5 V; VSMPS = 5.7 V to
16 V; IV1 = 400 mA to 0 mA
4.9
5
5.1
V
VO(V1)nom = 5 V; VSMPS = 5.9 V to
16 V; IV1 = 500 mA to 0 mA
4.9
5
5.1
V
IV1 = 50 A to 50 mA
5.5
-
6
V
VO(V1)nom = 3.3 V; VSMPS = 4.3 V
to 16 V; IV1 = 500 mA to 0 mA
3.234
3.3
3.366
V
-
-
2
Voltage source; pin V1
VO
output voltage
R(VSMPS-V1)
resistance between pin
VSMPS and pin V1
saturation down to power off;
IV1 = 500 mA
Vuvd
undervoltage detection
voltage
90 %; VO(V1)nom = 5 V
4.5
-
4.75
V
80 %; VO(V1)nom = 5 V
4
-
4.25
V
70 %; VO(V1)nom = 5 V
3.5
-
3.75
V
60 %; VO(V1)nom = 5 V
3
-
3.25
V
90 %; VO(V1)nom = 3.3 V
2.97
-
3.135
V
90 %; VO(V1)nom = 5 V
4.5
-
4.75
V
90 %; VO(V1)nom = 3.3 V
2.97
-
3.135
V
900
-
500
mA
Vuvr
IO(sc)
undervoltage recovery
voltage
short-circuit output current
Voltage source; pin V2/VEXT
Vuvd
undervoltage detection
voltage
4.5
-
4.75
V
Vovd
overvoltage detection
voltage
5.2
-
5.5
V
IO(sc)
short-circuit output current
280
-
100
mA
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
105 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VO
output voltage
pin V2 shorted to pin VEXT;
VBATV2 = 5.7 V to 28 V;
IV2 = 100 mA to 0 mA;
CVEXT > 3.3 F
4.9
5
5.1
V
pin V2 not connected;
VBATV2 = 5.7 V to 28 V;
IV2 = 5 mA mA to 0 mA
4.925
5
5.05
V
pin V2 not connected;
VBATV2 = 5.7 V to 28 V;
IV2 = 70 mA to 5 mA
4.9
5
5.1
V
pin V2 shorted to pin VEXT on
PCB; saturation; IV2 = 100 mA
-
-
7.5
pin V2 not connected on PCB;
saturation; IVEXT = 70 mA
-
-
11
0.25VV1
-
0.75VV1
V
0.05VV1
-
-
V
on pin SCK
40
60
80
k
on pin SDI; VSDI < 0.25 VV1
40
60
80
k
on pin SCSN
40
60
80
k
on pin SDI; VSDI > 0.75 VV1
40
60
80
k
5
-
+5
A
-
3
6
pF
R(BATV2-V2)
resistance between pin
BATV2 and pin V2
R(BATV2-VEXT) resistance between pin
BATV2 and pin VEXT
Serial peripheral interface inputs; pins SDI, SCK and SCSN
Vth(sw)
switching threshold voltage
Vth(sw)hys
switching threshold voltage
hysteresis
Rpd
pull-down resistance
Rpu
pull-up resistance
ILI(SDI)
input leakage current on pin
SDI
Ci
input capacitance
VV1 = 2.97 V to 5.5 V
Vi = VV1
[2]
Serial peripheral interface data output; pin SDO
VOH
HIGH-level output voltage
IOH = 4 mA;
VV1 = 2.97 V to 5.5 V
VV1 0.4 -
-
V
VOL
LOW-level output voltage
IOL = 4 mA;
VV1 = 2.97 V to 5.5 V
-
-
0.4
V
ILO(off)
off-state output leakage
current
VSCSN = VV1; VO = 0 V to VV1
5
-
+5
A
Co
output capacitance
SCSN = VV1
-
3
6
pF
0
-
0.2VV1
V
40
60
80
k
0.25VV1
-
0.75VV1
V
0.05VV1
-
-
V
[2]
Reset output; pin RSTN
VOL
LOW-level output voltage
Rpu
pull-up resistance
Vth(sw)
switching threshold voltage
Vth(sw)hys
switching threshold voltage
hysteresis
UJA113X_SERIES
Product data sheet
VV1 = 1 V to 5.5 V;
pull-up resistor to VV1 900 ;
40 C < Tvj < Tth(act)otp(max)
VV1 = 2.97 V to 5.5 V
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
106 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
IOL = 4 mA;
VV1 = 2.97 V to 5.5 V
-
-
0.4
V
Interrupt output; pin INTN1 and INTN2
VOL
LOW-level output voltage
Enable output; pin EN
VOH
HIGH-level output voltage
IOH = 4 mA;
VV1 = 2.97 V to 5.5 V
VV1 0.4 -
-
V
VOL
LOW-level output voltage
IOL = 4 mA;
VV1 = 1.0 V to 5.5 V
-
-
0.2VV1
V
Limp home output; pin LIMP
VO
output voltage
ILIMP = 0.8 mA; LHC = 1;
40 C < Tvj < Tth(act)otp(max)
-
-
0.4
V
IL
leakage current
VLIMP = VBAT; LHC = 0
-
-
5
A
VV1 = 2.97 V to 5.5 V
0.25VV1
-
0.75VV1
V
CAN transmit data input; pin TXDC
Vth(sw)
switching threshold voltage
Vth(sw)hys
switching threshold voltage
hysteresis
0.05VV1
-
-
V
Rpu
pull-up resistance
40
60
80
k
CAN receive data output; pin RXDC
VOH
HIGH-level output voltage
IOH = 4 mA;
VV1 = 2.97 V to 5.5 V
VV1 0.4 -
-
V
VOL
LOW-level output voltage
IOL = 4 mA;
VV1 = 2.97 V to 5.5 V
-
-
0.4
V
Rpu
pull-up resistance
CAN Offline mode
40
60
80
k
2.75
3.5
4.5
V
0.5
1.5
2.25
V
400
-
+400
mV
High-speed CAN-bus lines; pins CANH and CANL
VO(dom)
dominant output voltage
CAN Active mode; VTXDC = 0 V
pin CANH
pin CANL
Vdom(TX)sym
transmitter dominant voltage Vdom(TX)sym =
symmetry
VVCAN VCANH VCANL;
VVCAN = 5 V
VTXsym
transmitter voltage
symmetry
UJA113X_SERIES
Product data sheet
VTXsym = VCANH + VCANL;
fTXD = 250 kHz; CSPLIT = 4.7 nF
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
[2]
0.9VVCAN -
1.1VVCAN V
[3]
© NXP Semiconductors N.V. 2015. All rights reserved.
107 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VO(dif)bus
bus differential output
voltage
CAN Active mode (dominant);
VVCAN = 4.75 V to 5.5 V;
VTXDC = 0 V;
R(CANH-CANL) = 50 to 65
1.5
-
3.0
V
CAN Active mode (dominant);
VVCAN = 4.75 V to 5.5 V;
VTXDC = 0 V;
R(CANH-CANL) = 45 to 65
1.4
-
3.0
V
CAN Active/Listen-only modes;
(recessive); VTXDC = VV1;
R(CANH-CANL) = no-load
50
-
+50
mV
CAN Active mode; VTXDC = VV1;
R(CANH-CANL) = no-load
2.0
0.5VVCAN 3.0
V
CAN Offline mode;
R(CANH-CANL) = no-load
0.1
-
+0.1
V
CAN Offline Bias/Listen-only
modes; VVCAN = 0 V
R(CANH-CANL) = no-load
2.0
2.5
3.0
V
pin CANH; VCANH = 3 V
54
-
-
mA
pin CANL; VCANL = 16 V
-
-
54
mA
VO(rec)
IO(dom)
recessive output voltage
dominant output current
CAN Active mode
VTXDC = 0 V; VVCAN = 5 V
IO(rec)
recessive output current
VCANL = VCANH = 27 V to +32 V;
VTXDC = VV1
3
-
+3
mA
Vth(RX)dif
differential receiver
threshold voltage
CAN Active/Listen-only modes;
12 V < VCANH < +12 V;
12 V < VCANL < +12 V
0.5
0.7
0.9
V
CAN Offline mode;
12 V < VCANH < +12 V;
12 V < VCANL < +12 V
0.4
0.7
1.15
V
CAN Active mode;
12 V < VCANH < +12 V;
12 V < VCANL < +12 V
50
200
400
mV
Vhys(RX)dif
differential receiver
hysteresis voltage
Ri(cm)
common-mode input
resistance
9
15
28
k
Ri
input resistance deviation
1
-
+1
%
Ri(dif)
differential input resistance
19
30
52
k
Ci(cm)
common-mode input
capacitance
[2]
-
8
20
pF
Ci(dif)
differential input capacitance
[2]
-
4
10
pF
UJA113X_SERIES
Product data sheet
12 V < VCANH < +12 V;
12 V < VCANL < +12 V;
valid for all CAN operating modes
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
108 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
ILI
input leakage current
VBAT = 0 V; VVCAN = 0 V or shorted
to GND via 47 k;
VCANH = VCANL = 5 V
5
-
+5
A
0.25VV1
-
0.75VV1
V
LIN transmit data inputs; pins TXDL1 and TXDL2
Vth(sw)
switching threshold voltage
Vth(sw)hys
switching threshold voltage
hysteresis
0.05VV1
-
-
V
Rpu
pull-up resistance
40
60
80
k
VV1 = 2.97 V to 5.5 V
LIN receive data output; pin RXDL1, RXDL2
VOH
HIGH-level output voltage
IOH = 4 mA;
VV1 = 2.97 V to 5.5 V
VV1 0.4 -
-
V
VOL
LOW-level output voltage
IOL = 4 mA;
VV1 = 2.97 V to 5.5 V
-
-
0.4
V
Rpu
pull-up resistance
LIN Offline mode
40
60
80
k
LIN bus line; pin LIN1, LIN2
IBUS_LIM
current limitation for driver
dominant state
LIN Active mode
VBAT = VLIN1 = VLIN2 = 18 V
VTXDL1 = VTXDL2 = 0 V
40
-
200
mA
IBUS_PAS_rec
receiver recessive input
leakage current
5 V < VLINn < 18 V;
5 V < VBAT < 18 V;
VLINn VBAT; VTXDLn = VV1
-
-
20
A
IBUS_PAS_dom
receiver dominant input
leakage current including
pull-up resistor
VTXDLn = VV1;
VLINn = 0 V; VBAT = 12 V
1
-
-
mA
IBUS_NO_GND
loss-of-ground bus current
VBAT = 12 V; VGND = VBAT;
0 V < VLINn < 18 V
1
-
+1
mA
IBUS_NO_BAT
loss-of-battery bus current
VBAT = 0 V; 0 V < VLINn < 18 V
-
-
30
A
VBUSrec
receiver recessive state
VBAT = 5 V to 18 V
0.6VBAT
-
-
V
VBUSdom
receiver dominant state
VBAT = 5 V to 18 V
-
-
0.4VBAT
V
VBUS_CNT
receiver center voltage
VBUS_CNT = (VBUSrec + VBUSdom)/2
VBAT = 5 V to 18 V;
LIN Active mode
0.475
VBAT
0.5
VBAT
0.525
VBAT
V
VHYS
receiver hysteresis voltage
VHYS = VBUSrec VBUSdom;
VBAT = 5 V to 18 V;
LIN Active mode
-
-
0.175
VBAT
V
VSerDiode
voltage drop at the serial
diode
in pull-up path with Rslave;
ISerDiode = 0.9 mA
0.4
-
1
V
Cext(LIN1)
external capacitance on pin
LIN1
with respect to GND
-
-
30
pF
Cext(LIN2)
external capacitance on pin
LIN2
with respect to GND
-
-
30
pF
Rslave
slave resistance
20
30
60
k
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
109 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
High-voltage I/O: pins HVIO1 to HVIO8
Vth(sw)f
falling switching threshold
voltage
absolute wake-up threshold:
B0WTC = B1WTC = 1
2.4
-
3.75
V
Vth(sw)r
rising switching threshold
voltage
absolute wake-up threshold:
B0WTC = B1WTC = 1
2.8
-
4.1
V
Vth(sw)
switching threshold voltage
ratiometric wake-up threshold:
B0WTC = B1WTC = 0
0.38
VBATHSx
-
0.6
VBATHSx
V
Vhys(i)
input hysteresis voltage
absolute wake-up threshold:
B0WTC = B1WTC = 1
250
-
800
mV
ratiometric wake-up threshold:
B0WTC = B1WTC = 0
0.025
VBATHSx
-
0.2
VBATHSx
V
Ii
Ron
Ron
input current
on-state resistance
on-state resistance
difference
-
-
5
A
between pins BATHSx and HVIOn
pins; HVIOn configured as
high-side driver; IHVIOn = 60 mA
[5]
-
-
24
between pins BATHSx and HVIOn
pins; HVIOn configured as
high-side driver; IHVIOn = 60 mA;
Tvj = 175 C
[5]
-
-
27
between pins HVIOn and GND;
HVIOn configured as low-side
driver; IHVIOn = 60 mA
-
-
24
between pins HVIOn and GND;
HVIOn configured as low-side
driver; IHVIOn = 60 mA;
Tvj = 175 C
-
-
27
-
-
5
%
-
-
10
%
at wake-up
between BATHSx and HVIOn
pairs; HVIOn configured as
high-side driver; IHVIOn = 60 mA
[5]
between HVIOn and GND pairs;
HVIOn configured as low-side
driver; IHVIOn = 60 mA
IO(sc)
IL
short-circuit output current
leakage current
UJA113X_SERIES
Product data sheet
peak value; HVIOn configured as
high-side driver; VHVIOn = 0 V
[2]
1.3
-
-
A
peak value; HVIOn configured as
low-side driver; VHVIOn = 18 V
[2]
-
-
1.3
A
output drivers configured and off;
0 V < VHVIOn < 18 V
[2]
5
-
5
A
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
110 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Ith(det)sc
short-circuit detection
threshold current
HVIOn high-side driver
IOnSCTC = 00
36
30
24
mA
IOnSCTC = 01
54
45
36
mA
IOnSCTC = 10
72
60
48
mA
IOnSCTC = 11
108
90
72
mA
IOnSCTC = 00
24
30
36
mA
IOnSCTC = 01
36
45
54
mA
IOnSCTC = 10
48
60
72
mA
IOnSCTC = 11
72
90
108
mA
IOnOLTC = 00
4.1
2
1.25
mA
IOnOLTC = 01
7
5
4
mA
IOnOLTC = 10
13
10
8
mA
IOnOLTC= 11
25
20
16
mA
IOnOLTC = 00
1.25
2
6
mA
IOnOLTC= 01
4
5
9
mA
HVIOn low-side driver
Ith(det)open
open load detection
threshold current
HVIOn high-side driver
HVIOn low-side driver
Isink(act)HVIO
HVIO activation sink current
IOnOLTC= 10
8
10
13
mA
IOnOLTC = 11
16
20
24
mA
70
125
170
mA
HVIO configured as low-side
driver with slope control
(IOnCC = 010); VHVIOn = 2.0 V
Battery monitoring; pins BAT and BATSENSE
Vi
input voltage
Normal mode
2
-
20
V
VADC(acc)
ADC voltage accuracy
accuracy of ADC conversion
results stored in bits BMBCD and
BMSCD (see Section 7.8.2)
300
0
+300
mV
0.5
1
1.7
k
-
-
200
-
6
-
28
V
Battery input filter capacitor; pin ADCCAP
R(BAT-ADCCAP) resistance between pin BAT
and pin ADCCAP
MTP non-volatile memory
Ncy(W)MTP
Vprog(MTPNV)
number of MTP write cycles
[2]
MTPNV programming
voltage
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
111 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 90. Static characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Temperature protection
Tth(act)otp
overtemperature protection
activation threshold
temperature
167
177
187
C
Tth(rel)otp
overtemperature protection
release threshold
temperature
127
137
147
C
Tth(warn)otp
overtemperature protection
warning threshold
temperature
127
137
147
C
[1]
LSMPS and CSMPS are external components needed to configure the SMPS. See Section 7.8.4.
[2]
Not tested in production; guaranteed by design.
[3]
The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 33.
[4]
VVSMPS(nom) is between 5 V and 8 V and is selected via bits SMPSOC (see Table 24).
[5]
When x = 1, n = 1 to 4; when x = 2, n = 5 to 8.
DDD
,96036$
(1) VBATSMPS = 27 V
(5) VBATSMPS = 3.25 V
(2) VBATSMPS = 13 V
(6) VBATSMPS = 2.5 V
(3) VBATSMPS = 5.5 V
(7) VBATSMPS = 2 V
(4) VBATSMPS = 4.5 V
Fig 25. Graph of SMPS efficiency as a function of load current for a range of supply
voltages
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
112 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
DDD
996036
9
(1) IVSMPS = 0.0 A
(5) IVSMPS = 0.24 A
(2) IVSMPS = 0.05 A
(6) IVSMPS = 0.4 A
(3) IVSMPS = 0.1 A
(7) IVSMPS = 0.5 A
9%$760369
(4) IVSMPS = 0.15 A
(8) IVSMPS = 0.69 A
Fig 26. Graph of SMPS output voltage as a function of supply voltage for a range of load
currents
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
113 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
11. Dynamic characteristics
Table 91. Dynamic characteristics
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
315
380
465
kHz
137
-
203
s
0.9
1
1.1
ms
2.7
3
3.3
ms
-
1
2.1
ms
400
-
480
ms
100
-
120
ms
SMPS
fsw
switching frequency
tto(reg)
regulation time-out time
SMPSS is set to 1 when VVSMPS is
outside the regulation window for
longer than tto(reg)
td(act)
active mode delay time
minimum time SMPS spends in
switched mode before a new mode
transition can be attempted
Pass-through mode and
(IVSMPS > Ith(ocd)(VSMPS)) or
(VUVD(BATSMPS) > VBATSMPS >
VOVD(BATSMPS))
tt(sw-pt)
transition time from
switched mode to
pass-through mode
Battery supply
tstartup
start-up time
from VBAT exceeding the power-on
detection threshold until VV1
exceeds the 90 % undervoltage
threshold; CV1 < 10 F;
500 mA < IV1 < 0 mA
tdet(ov)
overvoltage detection time
from load dump/overvoltage
threshold exceeded to OVSDI
interrupt
td(sd)ov
overvoltage shutdown delay after OVSDI interrupt
time
[2]
Voltage source; pin V1
tdet(uv)
undervoltage detection time VV1 falling
6
-
39
s
td(uvd-RSTNL)
delay time from
undervoltage detection to
RSTN LOW
-
-
40
s
6
-
32
s
6
-
39
s
at start-up of VEXT; VVEXT falling
2.2
2.5
2.8
ms
VVEXT rising
6
-
39
s
HS-CAN transceiver supply; pin VCAN
tdet(uv)
undervoltage detection time VVCAN falling
Voltage source; pin VEXT
tdet(uv)
tdet(ov)
undervoltage detection time VVEXT falling
overvoltage detection time
Serial peripheral interface timing; pins SCSN, SCK, SDI and SDO
tcy(clk)
clock cycle time
VV1 = 2.97 V to 5.5 V
250
-
-
ns
tSPILEAD
SPI enable lead time
VV1 = 2.97 V to 5.5 V
50
-
-
ns
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
114 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 91. Dynamic characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tSPILAG
SPI enable lag time
VV1 = 2.97 V to 5.5 V
50
-
-
ns
tclk(H)
clock HIGH time
VV1 = 2.97 V to 5.5 V
125
-
-
ns
tclk(L)
clock LOW time
VV1 = 2.97 V to 5.5 V
125
-
-
ns
tsu(D)
data input set-up time
VV1 = 2.97 V to 5.5 V
50
-
-
ns
th(D)
data input hold time
VV1 = 2.97 V to 5.5 V
50
-
-
ns
tv(Q)
data output valid time
pin SDO; VV1 = 2.97 V to 5.5 V;
CL = 20 pF
-
-
50
ns
tWH(S)
chip select pulse width
HIGH
VV1 = 2.97 V to 5.5 V
250
-
-
ns
tto(SPI)
SPI time-out time
after leaving Reset mode;
VV1 = 2.97 V to 5.5 V
-
-
53
s
td(W)SPI
SPI write delay time
between two consecutive write
access operations
-
-
10
s
td(SCKL-SCSNL)
delay time from SCK LOW
to SCSN LOW
50
-
-
ns
RLC = 00
20
-
25
ms
RLC = 01
10
-
12.5
ms
RLC = 10
3.6
-
5
ms
RLC = 11
1
-
1.5
ms
18
-
-
s
120
135
150
ms
INTN1 remains HIGH for at least
tto(int) after being released
0.9
1
1.1
ms
input configuration; interrupt
enabled
51.5
-
-
s
55
-
142
kHz
open-load detection, HVIO already
running
18
21
24
s
overcurrent detection, HVIO already
running
12
27
30
s
Reset output; pin RSTN
tw(rst)
reset pulse width
output pulse width
input pulse width
tto(rst)
reset time-out time
Interrupt time-out; pin INTN1
tto(int)
interrupt time-out time
High-voltage I/O: pins HVIO1 to HVIO8
tw(wake)
wake-up pulse width
fs(wake)
wake-up sampling
frequency
tdet(fail)HVIO
HVIO failure detection time
trec(fail)HVIO
HVIO failure recovery time
open-load recovery, HVIO already
running
30
34
38
s
td(on)HVIO
HVIO turn-on delay time
fast slope
36
40
44
s
slow slope
72
80
88
s
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
115 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 91. Dynamic characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
td(fdet-INTN1L)
delay time from failure
detection to INTN1 LOW
Min
Typ
Max
Unit
-
8
9
s
5.4
6
6.6
s
-
-
255
ns
-
-
350
ns
-
-
255
ns
-
-
350
ns
Battery monitoring: pins BAT, BATSENSE
tc(ADC)
ADC conversion time
time taken to measure and convert
input voltage and store result in bits
BMBCD or BMSCD (see
Section 7.8.2);
Normal mode; 0 V < VBAT < 20 V
CAN transceiver timing; pins CANH, CANL, TXDC and RXDC
td(TXDCH-RXDCH)
delay time from TXDC
HIGH to RXDC HIGH
70 % VTXDC to 70 % VRXDC;
CRXDC = 15 pF; fTXDC = 250 kHz;
R(CANH-CANL) = 60 ;
C(CANH-CANL) = 100 pF;
70 % VTXDC to 70 % VRXDC;
CRXDC = 15 pF; fTXDC = 250 kHz;
R(CANH-CANL) = 120 ;
C(CANH-CANL) = 200 pF;
td(TXDCL-RXDCL)
[2]
delay time from TXDC LOW 30 % VTXDC to 30 % VRXDC;
to RXDC LOW
CRXDC = 15 pF; fTXDC = 250 kHz;
R(CANH-CANL) = 60 ;
C(CANH-CANL) = 100 pF;
30 % VTXDC to 30 % VRXDC;
CRXDC = 15 pF; fTXDC = 250 kHz;
R(CANH-CANL) = 120 ;
C(CANH-CANL) = 200 pF;
[2]
td(TXDC-busdom)
delay time from TXDC to
bus dominant
-
80
90
ns
td(TXDC-busrec)
delay time from TXDC to
bus recessive
-
80
-
ns
td(busdom-RXDC)
delay time from bus
dominant to RXDC
CRXDC = 15 pF
-
105
-
ns
td(busrec-RXDC)
delay time from bus
recessive to RXDC
CRXDC = 15 pF
-
120
-
ns
tbit(RXDC)
bit time on pin RXDC
tbit(TXDC) = 500 ns (see Figure 28);
C(CANH-CANL) = 100 pF
400
-
550
ns
twake(busdom)
bus dominant wake-up time first pulse (after first recessive) for
wake-up on pins CANH and CANL
Sleep mode
0.5
-
3
s
0.5
-
3
s
0.5
-
3
s
0.5
-
3
s
second pulse for wake-up on pins
CANH and CANL
twake(busrec)
bus recessive wake-up time first pulse for wake-up on pins
CANH and CANL; Sleep mode
second pulse (after first dominant)
for wake-up on pins CANH and
CANL
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
[2]
© NXP Semiconductors N.V. 2015. All rights reserved.
116 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 91. Dynamic characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tto(wake)
wake-up time-out time
between first and second dominant
pulses; CAN Offline mode
570
-
850
s
tto(dom)TXDC
TXDC dominant time-out
time
CAN Active mode; VTXDC = 0 V
0.8
3
5
ms
tto(silence)
bus silence time-out time
recessive time measurement started
in all CAN modes
0.8
1
1.2
s
td(busact-bias)
delay time from bus active
to bias
-
-
200
s
td(act)CAN
CAN activation delay time
-
-
24
s
0.396
-
-
0.396
-
-
-
-
0.581
-
-
0.581
0.417
-
-
0.417
-
-
-
-
0.590
-
-
0.590
MC = 111; CAN entering CAN Active
mode; td(act)norm expired
LIN transceivers; pins LIN1, LIN2, TXDL1, TXDL2, RXDL1, RXDL2
1
2
3
4
duty cycle 1
duty cycle 2
duty cycle 3
duty cycle 4
Vth(rec)(max) = 0.744VBAT;
Vth(dom)(max) = 0.581VBAT;
tbit = 50 s; VBAT = 7 V to 18 V
[3]
Vth(rec)(max) = 0.768VBAT;
Vth(dom)(max) = 0.6VBAT; tbit = 50 s;
VBAT = 5 V to 7 V
[3]
Vth(rec)(min) = 0.442VBAT;
Vth(dom)(min) = 0.284VBAT; tbit = 50 s;
VBAT = 7.6 V to 18 V
[4]
Vth(rec)(min) = 0.405VBAT;
Vth(dom)(min) = 0.271VBAT; tbit = 50 s;
VBAT = 5.6 V to 7.6 V
[4]
Vth(rec)(max) = 0.778VBAT;
Vth(dom)(max) = 0.616VBAT;
tbit = 96 s; VBAT = 7 V to 18 V
[3]
Vth(rec)(max) = 0.805VBAT;
Vth(dom)(max) = 0.637VBAT;
tbit = 96 s; VBAT = 5 V to 7 V
[3]
Vth(rec)(min) = 0.389VBAT;
Vth(dom)(min) = 0.251VBAT; tbit = 96 s
VBAT = 7.6 V to 18 V
[4]
Vth(rec)(min) = 0.372VBAT;
Vth(dom)(min) = 0.238VBAT; tbit = 96 s;
VBAT = 5.6 V to 7.6 V
[4]
[5]
[6]
[5]
[6]
[5]
[6]
[5]
[6]
[5]
[6]
[5]
[6]
[5]
[6]
[5]
[6]
trx_pd
receiver propagation delay
rising and falling;
CRXD = 20 pF
[6]
-
-
6
s
trx_sym
receiver propagation delay
symmetry
CRXD = 20 pF; rising edge with
respect to falling edge
[6]
2
-
+2
s
twake(dom)LIN
LIN dominant wake-up time LIN Offline mode
30
80
150
s
tto(dom)TXDL
TXDL dominant time-out
time
28
32
36
ms
UJA113X_SERIES
Product data sheet
LIN Active mode; VTXDL = 0 V
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
117 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
Table 91. Dynamic characteristics …continued
Tvj = 40 C to +150 C; VBATSMPS = VBAT = 2 V to 28 V; VBATV2 = 5.5 V to 28 V; VBATHS1 = VBATHS2 = 4.5 V to 28 V;
VVCAN = 4.5 V to 5.5 V; RLIN1 = RLIN2 = 500 ; R(CANH-CANL) = 60 ; LSMPS[1] = 22 H; CSMPS[1] = 22 F; VVSMPS = 6 V
(SMPSOC = 0101); CV1 and CVEXT > 1.76 F; all voltages are defined with respect to ground; positive currents flow into the
IC; typical values are given at VBATSMPS = VBAT =VBATV2 = VBATHS1 = VBATHS2 = 13 V and Tvj = 25 C; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
normal mode activation
delay time
MC = 111; delay before CAN and
LIN transceivers, battery monitoring
and HVIO low side drivers are
activated after the SBC switches to
Normal mode
-
-
320
s
Mode transition
td(act)norm
MTP non-volatile memory
tret(data)
data retention time
Tvj = 90 C
20
-
-
year
td(MTPNV)
MTPNV delay time
before factory presets are restored;
VRSTN = 0 V, VCANL = 0 V and
VCANH > 5 V during power-up with
VBAT = 6 V to 28 V
0.9
1
1.1
s
tprog(MTPNV)
MTPNV programming time
correct CRC code received at
address 0x75; VBAT = 6 V to 28 V
43
48
53
ms
ttrig(wd)1
watchdog trigger time 1
Normal mode
watchdog Window mode only
[8]
0.45
NWP[9]
-
0.55
NWP[9]
ms
ttrig(wd)2
watchdog trigger time 2
Normal, Standby and Sleep modes;
watchdog Window and Timeout
modes
[10]
0.9
NWP[9]
-
1.11
NWP[9]
ms
timer period
TnPC = 0000 (4 ms selected)
3.67
4.08
4.49
ms
Watchdog
Timer
Ttmr
tw(base)tmr
TnPC = 0001 (8 ms selected)
7.34
8.16
8.98
ms
TnPC = 0010 (20 ms selected)
18.36
20.40
22.44
ms
TnPC = 0011 (30 ms selected)
25.70
28.56
31.42
ms
TnPC = 0100 (50 ms selected)
44.06
48.96
53.86
ms
TnPC = 0101 (100 ms selected)
88.12
97.92
107.72
ms
TnPC = 0110 (200 ms selected)
176.25
195.84 215.43
ms
TnPC = 0111 (400 ms selected)
352.51
391.68 430.85
ms
TnPC = 1000 (800 ms selected)
705.02
783.36 861.70
ms
TnPC = 1001 (1 s selected)
899.64
999.6
TnPC = 1010 (2 s selected)
1799.28 1999.2 2199.12 ms
TnPC = 1011 (4 s selected)
3598.56 3998.4 4398.24 ms
timer base pulse width
86.4
[1]
LSMPS and CSMPS are external components needed to configure the SMPS. See Section 7.8.4.
[2]
Not tested in production; guaranteed by design.
[3]
t bus rec min
1 3 = ------------------------------- . Variable tbus(rec)(min) is illustrated in the LIN timing diagram in Figure 29.
2 t bit
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
96
1099.56 ms
105.6
s
© NXP Semiconductors N.V. 2015. All rights reserved.
118 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
[4]
t bus rec max
2 4 = -------------------------------- . Variable tbus(rec)(max) is illustrated in the LIN timing diagram in Figure 29.
2 t bit
[5]
Bus load conditions are: CL = 1 nF and RL = 1 k; CL = 6.8 nF and RL = 600 ; CL = 10 nF and RL = 500 .
[6]
See LIN timing diagram in Figure 29.
[7]
trx_sym = trx_pdr trx_pdf.
[8]
A system reset will be performed if the watchdog is in Window mode and is triggered earlier than ttrig(wd)1 after the start of the watchdog
period (thus in the first half of the watchdog period).
[9]
The nominal watchdog period is programmed via the NWP control bits in the Watchdog control register (Table 7); valid in watchdog
Window mode only.
[10] The watchdog will be reset if it is in window mode and is triggered after ttrig(wd)1, but not later than ttrig(wd)2, after the start of the watchdog
period (thus, in the second half of the watchdog period). If the watchdog is in Timeout mode, it will be reset if it is triggered within ttrig(wd)2
after the start of the watchdog period.
HIGH
TXDC
LOW
CANH
CANL
dominant
0.9 V
VO(dif)bus
0.5 V
recessive
HIGH
RXDC
LOW
td(TXDC-busrec)
td(TXDC-busdom)
td(busdom-RXDC)
td(TXDCL-RXDCL)
td(TXDCH-RXDCH)
td(busrec-RXDC)
015aaa151
Fig 27. CAN transceiver timing diagram
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
119 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
7;'&
[WELW7;'&
WELW7;'&
5;'&
WELW5;'&
DDD
Fig 28. CAN transceiver bit timing (loop symmetry) diagram
WELW
WELW
97;'/97;'/
WEXVUHFPLQ
WEXVGRPPD[
9WKUHFPD[
9WKGRPPD[
9%$7
/,1/,1
EXVVLJQDO
WEXVGRPPLQ
WEXVUHFPD[
9WKUHFPLQ
9WKGRPPLQ
95;'/
95;'/
WKUHVKROGVRI
UHFHLYLQJQRGH
WU[BSGU
WU[BSGI
WKUHVKROGVRI
UHFHLYLQJQRGH
WU[BSGI
UHFHLYLQJ
QRGH
UHFHLYLQJ
QRGH
95;'/
95;'/
WU[BSGI
WU[BSGU
WU[BSGI
DDD
Fig 29. Timing diagram LIN transceivers
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
120 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
6&61
W63,/($'
WVG6&./6&61/
6&.
6',
WF\FON
W63,/$*
WFON+
WFON/
WVX'
WK'
W:+6
;
WK'
06%
;
/6%
;
WY4
6'2
IORDWLQJ
;
06%
/6%
IORDWLQJ
DDD
Fig 30. SPI timing diagram
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
121 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
12. Application information
*1'6036
&$3$
&
&$3%
%$76036
(0&ILOWHU
)
Q)
FHUDPLF
%$7
%$79
Q)
FHUDPLF
%$7+6
DOWHUQDWLYHO\FRXOGEH
FRQQHFWHGWR96036
%$7+6
Nȍ
XVHRI%$76(16(LVRSWLRQDO
%$76(16(
8-$[
%227+
96036
9
9
!)
#9 9
9(;7
9WR
9
9
!)
#9(;7 9
$'&&$3
Q)
9
Q)
9
+9,2[
+9,2FRXSOLQJ
/
/
/
%DWWHU\
&%227
&
&%227
&6036
/6036
%227+
&%227
)
WR
S)
DDD
LSMPS: 22 H 20 %, current rating 1.5 A or higher
L1: 1.5 H, note that the size of the coil also depends on the sizes of the capacitors on both sides
CSMPS: >20 F at 6 V, ceramic X7R or equivalent, ESR < 50 m, voltage rating 16 V or more
C1: 47 F aluminum, ripple current rating > 250 mA RMS, voltage rating 40 V or more
C2: >100 nF ceramic X7R or equivalent, ESR < 50 m, voltage rating 40 V or more
CBOOT: 4.7 nF 20 %, IL < 10 A, voltage rating 3.6 V or more
(1) recommended value
Fig 31. Application diagram
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
122 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
13. Test information
%$7
9&$1
5;'&
&$1+
5&$1+&$1/
6%&
&5;'&
7;'&
&&$1+&&$1/
&$1/
*1'
DDD
Fig 32. Timing test circuit for CAN transceiver
9&$1
7;'&
&$1+
ȍ
I N+]
6%&
5;'&
&63/,7
Q)
ȍ
&$1/
*1'
DDD
Fig 33. Test circuit for measuring transceiver driver symmetry
%$7
5;'/
5/,1
&5;'/
7;'/
/,1
&/,1
6%&
5/,1
5;'/
/,1
&5;'/
&/,1
7;'/
*1'
DDD
Fig 34. Timing test circuit for LIN transceivers
13.1 Quality information
This product has been qualified in accordance with the Automotive Electronics Council
(AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for
integrated circuits, and is suitable for use in automotive applications.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
123 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
14. Package outline
+74)3SODVWLFWKHUPDOHQKDQFHGWKLQTXDGIODWSDFNDJHOHDGV
ERG\[[PPH[SRVHGGLHSDG
627
F
\
;
H[SRVHGGLHSDG
$
'K
=(
H
(K
$
$
+(
(
$
$
Z
ș
ES
SLQLQGH[
/S
/
GHWDLO;
Y
='
Z
ES
$
H
'
%
+'
Y
%
'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
'
'K
(
(K
8QLW
PP
PD[
QRP
PLQ
PP
VFDOH
$
$
$
$
ES
F
H
+'
+(
/
/S
Y
Z
\
=' =(
ș
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5HIHUHQFHV
2XWOLQH
YHUVLRQ
,(&
-('(&
-(,7$
627
06
VRWBSR
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
Fig 35. Package outline SOT1181-2 (HTQFP48)
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
124 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
15. Handling information
All input and output pins are protected against ElectroStatic Discharge (ESD) under
normal handling. When handling ensure that the appropriate precautions are taken as
described in JESD625-A or equivalent standards.
16. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering ICs can be found in Application Note AN10365 “Surface mount reflow
soldering description”.
16.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to
Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
the mechanical and the electrical connection. There is no single soldering method that is
ideal for all IC packages. Wave soldering is often preferred when through-hole and
Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
densities that come with increased miniaturization.
16.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from
a standing wave of liquid solder. The wave soldering process is suitable for the following:
• Through-hole components
• Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
packages which have solder lands underneath the body, cannot be wave soldered. Also,
leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
due to an increased probability of bridging.
The reflow soldering process involves applying solder paste to a board, followed by
component placement and exposure to a temperature profile. Leaded packages,
packages with solder balls, and leadless packages are all reflow solderable.
Key characteristics in both wave and reflow soldering are:
•
•
•
•
•
•
Board specifications, including the board finish, solder masks and vias
Package footprints, including solder thieves and orientation
The moisture sensitivity level of the packages
Package placement
Inspection and repair
Lead-free soldering versus SnPb soldering
16.3 Wave soldering
Key characteristics in wave soldering are:
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
125 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
• Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are
exposed to the wave
• Solder bath specifications, including temperature and impurities
16.4 Reflow soldering
Key characteristics in reflow soldering are:
• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 36) than a SnPb process, thus
reducing the process window
• Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
• Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak
temperature is high enough for the solder to make reliable solder joints (a solder paste
characteristic). In addition, the peak temperature must be low enough that the
packages and/or boards are not damaged. The peak temperature of the package
depends on package thickness and volume and is classified in accordance with
Table 92 and 93
Table 92.
SnPb eutectic process (from J-STD-020D)
Package thickness (mm)
Package reflow temperature (C)
Volume (mm3)
< 350
350
< 2.5
235
220
2.5
220
220
Table 93.
Lead-free process (from J-STD-020D)
Package thickness (mm)
Package reflow temperature (C)
Volume (mm3)
< 350
350 to 2000
> 2000
< 1.6
260
260
260
1.6 to 2.5
260
250
245
> 2.5
250
245
245
Moisture sensitivity precautions, as indicated on the packing, must be respected at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 36.
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
126 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
temperature
maximum peak temperature
= MSL limit, damage level
minimum peak temperature
= minimum soldering temperature
peak
temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 36. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365
“Surface mount reflow soldering description”.
17. Revision history
Table 94.
Revision history
Document ID
Release date
Data sheet status
Change notice
Supersedes
UJA113x_SER_1
20150611
Product data sheet
-
-
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
127 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
18. Legal information
18.1 Data sheet status
Document status[1][2]
Product status[3]
Definition
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
18.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
18.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
UJA113X_SERIES
Product data sheet
Suitability for use in automotive applications — This NXP
Semiconductors product has been qualified for use in automotive
applications. Unless otherwise agreed in writing, the product is not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors and its suppliers accept no liability for
inclusion and/or use of NXP Semiconductors products in such equipment or
applications and therefore such inclusion and/or use is at the customer's own
risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
design. It is customer’s sole responsibility to determine whether the NXP
Semiconductors product is suitable and fit for the customer’s applications and
products planned, as well as for the planned application and use of
customer’s third party customer(s). Customers should provide appropriate
design and operating safeguards to minimize the risks associated with their
applications and products.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Semiconductors products in order to avoid a default of the applications and
the products or of the application or use by customer’s third party
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
128 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Translations — A non-English (translated) version of a document is for
reference only. The English version shall prevail in case of any discrepancy
between the translated and English versions.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from competent authorities.
18.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
19. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
129 of 131
UJA113x series
NXP Semiconductors
Buck/boost HS-CAN/dual LIN system basis chip
20. Contents
1
2
2.1
2.2
2.3
2.4
2.5
2.6
2.7
2.8
2.9
3
4
5
6
6.1
6.2
7
7.1
7.1.1
7.1.1.1
7.1.1.2
7.1.1.3
7.1.1.4
7.1.1.5
7.1.1.6
7.1.1.7
7.1.1.8
7.1.1.9
7.1.2
7.2
7.2.1
7.2.2
7.2.3
7.2.4
7.2.5
7.3
7.3.1
7.3.2
7.3.3
7.4
7.4.1
7.5
7.6
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 2
General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Integrated buck and boost converter (SMPS). . 2
Low-drop voltage regulators (LDOs). . . . . . . . . 3
CAN transceiver . . . . . . . . . . . . . . . . . . . . . . . . 3
LIN transceivers . . . . . . . . . . . . . . . . . . . . . . . . 3
High-voltage I/Os (HVIOs; not available in
UJA113xFD/0 variants). . . . . . . . . . . . . . . . . . . 4
A/D converter for monitoring the battery voltage 4
Power management . . . . . . . . . . . . . . . . . . . . . 5
System control and diagnostic features . . . . . . 5
Product family overview . . . . . . . . . . . . . . . . . . 6
Ordering information . . . . . . . . . . . . . . . . . . . . . 7
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Pinning information . . . . . . . . . . . . . . . . . . . . . 10
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 10
Functional description . . . . . . . . . . . . . . . . . . 12
System Controller . . . . . . . . . . . . . . . . . . . . . . 12
Operating modes . . . . . . . . . . . . . . . . . . . . . . 12
Off mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . 13
Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . 13
Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Overload mode . . . . . . . . . . . . . . . . . . . . . . . . 15
Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Forced Sleep Preparation (FSP) mode . . . . . 16
Forced Normal mode . . . . . . . . . . . . . . . . . . . 16
Hardware characterization for the SBC operating
modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
System control registers . . . . . . . . . . . . . . . . . 18
Watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Software development mode . . . . . . . . . . . . . 22
Watchdog behavior in Window mode . . . . . . . 22
Watchdog behavior in Timeout mode . . . . . . . 22
Watchdog behavior in Autonomous mode . . . 22
Exceptional behavior of the watchdog after writing
to the Watchdog register. . . . . . . . . . . . . . . . . 23
System reset. . . . . . . . . . . . . . . . . . . . . . . . . . 24
Characteristics of pin RSTN . . . . . . . . . . . . . . 25
Selecting the output reset pulse width . . . . . . 25
Reset sources. . . . . . . . . . . . . . . . . . . . . . . . . 26
EN output . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Fail-safe control register . . . . . . . . . . . . . . . . . 27
Limp home function . . . . . . . . . . . . . . . . . . . . 28
Global temperature protection . . . . . . . . . . . . 28
7.7
7.8
7.8.1
7.8.2
7.8.3
7.8.4
7.8.4.1
7.8.4.2
7.8.4.3
7.8.4.4
7.8.4.5
7.8.4.6
7.8.5
7.8.5.1
7.8.5.2
7.8.5.3
7.9
7.9.1
7.9.1.1
7.9.1.2
7.9.1.3
7.9.1.4
7.9.2
7.9.2.1
7.9.3
7.9.3.1
7.9.3.2
7.9.3.3
7.9.3.4
7.9.4
7.9.4.1
7.9.4.2
7.9.5
7.9.6
7.9.7
7.9.8
7.10
7.10.1
7.10.1.1
7.10.2
7.10.3
7.10.4
7.10.5
Register locking . . . . . . . . . . . . . . . . . . . . . . .
Power supplies. . . . . . . . . . . . . . . . . . . . . . . .
Battery supply pins. . . . . . . . . . . . . . . . . . . . .
Battery monitor. . . . . . . . . . . . . . . . . . . . . . . .
Overvoltage shut-down . . . . . . . . . . . . . . . . .
Buck and Boost converter (SMPS) . . . . . . . .
SMPS parameter selection and status
monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . .
Automatic up/down principle . . . . . . . . . . . . .
Start-up and inrush currents. . . . . . . . . . . . . .
Pass-through mode operation . . . . . . . . . . . .
Transitions to and from Pass-through mode .
Overload protection . . . . . . . . . . . . . . . . . . . .
Linear regulators . . . . . . . . . . . . . . . . . . . . . .
V1 regulator . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage regulator V2 . . . . . . . . . . . . . . . . . . .
Regulator control register. . . . . . . . . . . . . . . .
CAN and LIN bus transceivers. . . . . . . . . . . .
High-speed CAN transceiver . . . . . . . . . . . . .
CAN operating modes . . . . . . . . . . . . . . . . . .
CAN standard wake-up (partial networking
not enabled) . . . . . . . . . . . . . . . . . . . . . . . . . .
CAN partial networking (UJ113xFD only). . . .
Fail-safe features . . . . . . . . . . . . . . . . . . . . . .
LIN transceiver(s). . . . . . . . . . . . . . . . . . . . . .
LIN 2.x/SAE J2602 compliant . . . . . . . . . . . .
LIN operating modes . . . . . . . . . . . . . . . . . . .
LIN Active mode. . . . . . . . . . . . . . . . . . . . . . .
LIN Offline mode . . . . . . . . . . . . . . . . . . . . . .
LIN Listen-only mode . . . . . . . . . . . . . . . . . . .
LIN Off mode . . . . . . . . . . . . . . . . . . . . . . . . .
Fail-safe features . . . . . . . . . . . . . . . . . . . . . .
General fail-safe features. . . . . . . . . . . . . . . .
TXDL dominant time-out . . . . . . . . . . . . . . . .
LIN slope control . . . . . . . . . . . . . . . . . . . . . .
Operation when supply voltage is outside
specified operating range. . . . . . . . . . . . . . . .
Transceiver control and status registers . . . .
CAN partial networking configuration registers
High-voltage input/output pins (HVIOs; not
available in UJA113xFD/0) . . . . . . . . . . . . . .
HVIO configuration. . . . . . . . . . . . . . . . . . . . .
HVIO slope control. . . . . . . . . . . . . . . . . . . . .
Direct control of HVIOs (only valid for variants
with 8 HVIO pins) . . . . . . . . . . . . . . . . . . . . . .
Short-circuit and open load detection . . . . . .
Automatic load shedding . . . . . . . . . . . . . . . .
Safety features. . . . . . . . . . . . . . . . . . . . . . . .
29
30
30
30
33
33
33
35
36
36
37
39
40
40
40
41
42
42
42
45
46
49
49
50
50
51
51
52
52
52
52
53
53
53
54
57
60
60
62
62
62
63
63
continued >>
UJA113X_SERIES
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 11 June 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
130 of 131
NXP Semiconductors
UJA113x series
Buck/boost HS-CAN/dual LIN system basis chip
7.10.6
7.10.7
7.11
HVIO pins configured as limp home outputs . 64
HVIO control and status registers. . . . . . . . . . 65
Timer control (not applicable to UJA113xFD/0
variants) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
7.11.1
Timer control and status registers . . . . . . . . . 74
7.12
Interrupt mechanism and wake-up function . . 76
7.12.1
Interrupt delay. . . . . . . . . . . . . . . . . . . . . . . . . 77
7.12.2
Sleep mode protection . . . . . . . . . . . . . . . . . . 77
7.12.3
Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 78
7.12.4
Interrupt registers . . . . . . . . . . . . . . . . . . . . . . 79
7.13
Non-volatile SBC configuration. . . . . . . . . . . . 86
7.13.1
Programming the MTPNV cells . . . . . . . . . . . 86
7.13.1.1 Calculating the CRC value for MTP
programming . . . . . . . . . . . . . . . . . . . . . . . . . 87
7.13.2
Restoring factory preset values . . . . . . . . . . . 88
7.14
Device ID . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
7.15
General-purpose memory. . . . . . . . . . . . . . . . 89
7.16
SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
7.16.1
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . 90
7.16.2
Register map . . . . . . . . . . . . . . . . . . . . . . . . . 91
7.16.3
Register configuration in SBC operating
modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
8
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . 100
9
Thermal characteristics . . . . . . . . . . . . . . . . 101
10
Static characteristics. . . . . . . . . . . . . . . . . . . 102
11
Dynamic characteristics . . . . . . . . . . . . . . . . 114
12
Application information. . . . . . . . . . . . . . . . . 122
13
Test information . . . . . . . . . . . . . . . . . . . . . . . 123
13.1
Quality information . . . . . . . . . . . . . . . . . . . . 123
14
Package outline . . . . . . . . . . . . . . . . . . . . . . . 124
15
Handling information. . . . . . . . . . . . . . . . . . . 125
16
Soldering of SMD packages . . . . . . . . . . . . . 125
16.1
Introduction to soldering . . . . . . . . . . . . . . . . 125
16.2
Wave and reflow soldering . . . . . . . . . . . . . . 125
16.3
Wave soldering . . . . . . . . . . . . . . . . . . . . . . . 125
16.4
Reflow soldering . . . . . . . . . . . . . . . . . . . . . . 126
17
Revision history . . . . . . . . . . . . . . . . . . . . . . . 127
18
Legal information. . . . . . . . . . . . . . . . . . . . . . 128
18.1
Data sheet status . . . . . . . . . . . . . . . . . . . . . 128
18.2
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
18.3
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . 128
18.4
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . 129
19
Contact information. . . . . . . . . . . . . . . . . . . . 129
20
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
© NXP Semiconductors N.V. 2015.
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 11 June 2015
Document identifier: UJA113X_SERIES