RD74LVC2G125 Dual Bus Buffer with 3–state Output REJ03D0753–0100 Rev.1.00 Jul 26, 2006 Description The RD74LVC2G125 has dual bus buffer with 3–state output in an 8-pin package. Low voltage and high-speed operation is suitable for the battery powered products (e.g., notebook computers), and the low power consumption extends the battery life. Features • • • • • • The basic gate function is lined up as renesas uni logic series. Supply voltage range: 1.65 to 5.5 V Operating temperature range: –40 to +85°C All inputs: VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs: VO (Max.) = 5.5 V (@VCC = 0 V) Output current: ±4 mA (@VCC = 1.65 V) ±8 mA (@VCC = 2.3 V) ±24 mA (@VCC = 3.0 V) ±32 mA (@VCC = 4.5 V) • Ordering Information Part Name RD74LVC2G125WPE Package Type Package Code (Previous Code) Package Abbreviation WCSP–8 pin SXBG0008LA–A (TBS–8BV) WP Article Indication Marking Year code Month code E25YM Rev.1.00 Jul 26, 2006 page 1 of 7 Taping Abbreviation (Quantity) E (3,000 pcs/reel) RD74LVC2G125 Function Table Inputs OE L L H Output Y A H L X H L Z H: High level L: Low level X: Immaterial Z: High impedance Pin Arrangement 0.7 mm GND 4 5 A2 Y2 3 6 Y1 A1 2 7 OE2 OE1 1 8 VCC 1.5 mm Height 0.4 mm 0.4 mm pitch 0.17 mm 8–Ball (WP) Pin#1 INDEX (Bottom view) (Top view) Logic Diagram OE1 A1 OE2 A2 Rev.1.00 Jul 26, 2006 page 2 of 7 1 2 6 Y1 7 5 3 Y2 RD74LVC2G125 Absolute Maximum Ratings Item Supply voltage range Input voltage range *1 Output voltage range *1, 2 VO Input clamp current Output clamp current Continuous output current IIK IOK IO Ratings –0.5 to 6.5 –0.5 to 6.5 –0.5 to VCC +0.5 –0.5 to 6.5 –50 –50 ±50 ICC or IGND ±100 mA θja Tstg 140 –65 to 150 °C/W °C Continuous current through VCC or GND Package Thermal impedance Storage temperature Notes: Symbol VCC VI Unit V V V mA mA mA Test Conditions Output : H or L VCC: OFF or Output “Z” VI < 0 VO < 0 VO = 0 to VCC WP The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 5.5 V maximum. Recommended Operating Conditions Item Supply voltage range Input voltage range Output voltage range Symbol VCC VI VO IOL Output current IOH Input transition rise or fall rate Operating free-air temperature ∆t / ∆v ∆ Ta Min 1.65 0 0 — — — — Max 5.5 5.5 VCC 4 8 16 24 — — — — — 32 –4 –8 –16 –24 — –32 0 20 0 10 0 –40 5 85 Note: Unused or floating inputs must be held high or low. Rev.1.00 Jul 26, 2006 page 3 of 7 Unit V V V Conditions VCC = 1.65 V VCC = 2.3 V VCC = 3.0 V mA VCC = 4.5 V VCC = 1.65 V VCC = 2.3 V VCC = 3.0 V ns / V °C VCC = 4.5 V VCC = 1.65 to 1.95 V, 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V RD74LVC2G125 Electrical Characteristics Ta = –40 to 85°C Item Symbol VIH Input voltage VIL VOH Output voltage VOL VCC (V) Min 1.65 to 1.95 VCC×0.65 2.3 to 2.7 1.7 3.0 to 3.6 2.0 4.5 to 5.5 VCC×0.7 1.65 to 1.95 — 2.3 to 2.7 — 3.0 to 3.6 — 4.5 to 5.5 — Min to Max VCC–0.1 1.65 1.2 2.3 1.9 2.4 3.0 2.3 4.5 3.8 Min to Max 1.65 2.3 Typ — — — — — — — — — — — — — — Max — — — — VCC×0.35 0.7 0.8 VCC×0.3 — — — — — — — — — — — — 0.1 0.45 0.3 — — — — 0.4 0.55 0.55 ±5 µA IOL = 16 mA IOL = 24 mA IOL = 32 mA VIN = 5.5 V or GND µA VO = 5.5 V or GND Input current IIN 4.5 0 to 5.5 — — — — Off state Output current IOZ 5.5 — — 10 ICC 1.65 to 5.5 — — 10 ∆ICC 3 to 5.5 — — 500 3.0 Quiescent supply current Unit Test condition V V µA IOH = –100 µA IOH = –4 mA IOH = –8 mA IOH = –16 mA IOH = –24 mA IOH = –32 mA IOL = 100 µA IOL = 4 mA IOL = 8 mA VIN = VCC or GND, IO = 0 One input at VCC–0.6 V, Other input at VCC or GND Output leakage IOFF 0 — — ±10 µA VIN or VO = 0 to 5.5 V current Input capacitance CIN 3.3 — 3.5 — pF VIN = VCC or GND Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions. Rev.1.00 Jul 26, 2006 page 4 of 7 RD74LVC2G125 Switching Characteristics VCC = 1.8±0.15 V Item Symbol Ta = –40 to 85°C Min Max Unit Propagation delay time tPLH tPHL 2.8 8.0 ns Output enable time tZH tZL 3.3 9.4 ns Output disable time tHZ tLZ 1.3 9.2 ns Test Conditions CL = 30 pF, RL = 1.0 kΩ FROM (Input) TO (Output) A Y OE Y OE Y VCC = 2.5±0.2 V Item Symbol Ta = –40 to 85°C Min Max Unit Test Conditions FROM (Input) TO (Output) A Y OE Y Y Propagation delay time tPLH tPHL 1.2 5.5 ns Output enable time tZH tZL 1.5 6.6 ns Output disable time tHZ tLZ 1.0 5.0 ns OE Unit FROM (Input) TO (Output) A Y OE Y OE Y CL = 30 pF, RL = 500 Ω VCC = 3.3±0.3 V Item Symbol Ta = –40 to 85°C Min Max Propagation delay time tPLH tPHL 1.0 4.5 ns Output enable time tZH tZL 1.0 5.3 ns Output disable time tHZ tLZ 1.0 5.0 ns Test Conditions CL = 50 pF, RL = 500 Ω VCC = 5.0±0.5 V Item Symbol Ta = –40 to 85°C Min Max Unit Propagation delay time tPLH tPHL 1.0 4.0 ns Output enable time tZH tZL 1.0 5.0 ns Output disable time tHZ tLZ 1.0 4.2 ns Test Conditions CL = 50 pF, RL = 500 Ω FROM (Input) TO (Output) A Y OE Y OE Y Operating Characteristics Item Power dissipation capacitance Symbol VCC (V) CPD 1.8 2.5 3.3 5.0 Rev.1.00 Jul 26, 2006 page 5 of 7 Min Ta = 25°C Typ Max — — — — 19 19 20 22 — — — — Unit pF Test Conditions f = 10 MHz RD74LVC2G125 Test Circuit VTT RL From Output OPEN S1 t PLH / tPHL OPEN t ZH / t HZ GND t ZL / t LZ VTT GND RL CL TEST S1 Load circuit Input VCC (V) 1.8±0.15 2.5±0.2 3.3±0.3 5.0±0.5 VI VCC VCC VCC VCC tr / tf ≤ 2 ns ≤ 2 ns ≤ 2.5 ns ≤ 2.5 ns Vref VTT CL RL ∆V VCC / 2 VCC / 2 1.5 V VCC / 2 2 × VCC 2 × VCC 6V 2 × VCC 30 pF 30 pF 50 pF 50 pF 1.0 kΩ 500 Ω 500 Ω 500 Ω 0.15 V 0.15 V 0.3 V 0.3 V VI Vref Input A Vref t PLH 0V t PHL V OH Output Y Vref Vref V OL VI Input OE Vref Vref t ZL 0V t LZ VOH Vref Output Y (Waveform – A) VOL + ∆V t ZH t HZ VOH – ∆V Output Y (Waveform – B) V OL V OH Vref VOL Notes: 1. CL includes probe and jig capacitance. 2. Waveform–A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform–B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10MHz, Zo = 50 Ω. 5. The output are measured one at a time with one transition per measurement. Rev.1.00 Jul 26, 2006 page 6 of 7 RD74LVC2G125 Package Dimensions JEITA Package Code S-XFBGA8-0.7x1.5-0.40 RENESAS Code SXBG0008LA-A MASS[Typ.] 0.001g Previous Code TBS-8BV D e ZD ZE D C E B e B A Pin #1 index area 1 2 A 8 × φb φx M C A B φx M C Reference Symbol Dimension in Millimeters Min Nom A C A1 A A2 y C A1 Seating plane D *Reference value. 0.110 0.140 (0.235) * A2 b 0.19 0.15 0.70 E 1.50 e 0.40 x 0.05 y Rev.1.00 Jul 26, 2006 page 7 of 7 Max 0.40 0.05 ZD 0.15 ZE 0.15 Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's Technology Corp. or a third party. application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas T 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of i improvements or other reasons. It is publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvement distributor for the latest product therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distrib information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Technology Corp. Semiconductor Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Techn home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life ci is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a aerospace, nuclear, or undersea repeater product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. materi 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and lic cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein. http://www.renesas.com RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 © 2006. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .6.0