REI Datasheet CLC111 Ultra High Slew Rate, Closed Loop Buffer The CLC111 is a high performance, closed loop, monolithic buffer designed for applications requiring very high frequency signals. The CLC111’s high performance includes an extremely fast 800MHz small signal bandwidth (0.5pp) and an ultra high (3500V/µs) slew rate while requiring only 10.5mA quiescent current. Signal fidelity is maintained with low harmonic distortion (-62dBc 2nd and 3rd harmonics at 20MHz). These performance characteristics are for a demanding 100Ω load. Applications for the CLC111 include video switch buffers, test point drivers, high frequency active filters, wideband DC clamping buffer, and high-speed peak detector circuits. Rochester Electronics Manufactured Components Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM. Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet. Quality Overview • • • • ISO-9001 AS9120 certification Qualified Manufacturers List (QML) MIL-PRF-38535 • Class Q Military • Class V Space Level Qualified Suppliers List of Distributors (QSLD) • Rochester is a critical supplier to DLA and meets all industry and DLA standards. Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers. The original manufacturer’s datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. ‘Typical’ values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. © 2013 Rochester Electronics, LLC. All Rights Reserved 09092013 To learn more, please visit www.rocelec.com CLC111 Ultra High Slew Rate, Closed Loop Buffer General Description The CLC111 is a high performance, closed loop, monolithic buffer designed for applications requiring very high frequency signals. The CLC111’s high performance includes an extremely fast 800MHz small signal bandwidth (0.5pp) and an ultra high (3500V/µs) slew rate while requiring only 10.5mA quiescent current. Signal fidelity is maintained with low harmonic distortion (−62dBc 2nd and 3rd harmonics at 20MHz). These performance characteristics are for a demanding 100Ω load. Featuring a patented closed loop design, the CLC111 offers nearly ideal unity gain (0.996) with a very low (1.4Ω) output impedance. The CLC111 is ideally suited for buffering video signals with its 0.15%/0.04˚ differential gain and phase performance at 4.43MHz. Power sensitive applications will benefit from the CLC111’s excellent performance on reduced or single supply voltages. Constructed using an advanced, complementary bipolar process and National’s proven high performance architectures, the CLC111 is available in several versions to meet a variety of requirements. Enhanced Solutions (Military/Aerospace) SMD Number: contact factory Space level versions also available. For more information, visit http://www.national.com/mil n n n n n Very low output impedance (1.4Ω) Low (−62dBc) 2nd/3rd harmonics @ 20MHz 60mA output current ( ± 5 supplies) Single supply operation (0 to 3V supply min.) Evaluation boards and Spice models Applications n n n n n Video switch buffers Test point drivers High frequency active filters Wideband DC clamping buffer High-speed peak detector circuits Pulse Response for ± 5V Features n Very wideband (800MHz) n Ultra high (3500V/µs) slew rate DS012720-1 Connection Diagram DS012720-2 Pinout DIP & SOIC © 2001 National Semiconductor Corporation DS012720 www.national.com CLC111 Ultra High Slew Rate, Closed Loop Buffer February 2001 CLC111 Typical Application DS012720-4 Single-Supply Circuit DS012720-16 Pulse Response DS012720-5 Small Signal Bandwidth Ordering Information Package Temperature Range Industrial Part Number Package Marking NSC Drawing 8-pin plastic DIP −40˚C to +85˚C CLC111AJP CLC111AJP N08E 8-pin plastic SOIC −40˚C to +85˚C CLC111AJE CLC111AJE M08A www.national.com 2 Operating Temperature Range Storage Temperature Range Lead Solder Duration (+300˚C) ESD rating If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. ± 7.0V Supply Voltage (VCC) IOUT Output is short circuit protected to ground, but maximum reliability will be maintained if IOUT does not exceed... Input Voltage Maximum Junction Temperature Range 40˚C to +85˚C −65˚C to +150˚C 10 sec 1000V Operating Ratings Thermal Resistance Package MDIP SOIC 80mA ± VCC (θJC) 70˚C/W 65˚C/W (θJA) 125˚C/W 145˚C/W +150˚C Electrical Characteristics ± VCC = ± 5V, RL = 100Ω; unless specified Symbol Parameter Ambient Temperature Conditions Typ CLC111AJ Min/Max Ratings (Note 2) +25˚C −40˚C +25˚C +85˚C Units Frequency Domain Response SSBW LSBW Small Signal Bandwidth VOUT < 0.5VPP 800 400 400 300 MHz Small Signal Bandwidth VOUT 450 250 250 200 MHz Gain Flatness VOUT < 4.0VPP < 0.5VPP GFL Flatness DC-50MHz 0.02 ± 0.1 ± 0.1 ± 0.2 dB GFPH Peaking DC-200MHz 0.1 1.0 0.5 0.5 dB Rolloff GFRH DC-200MHz 0.1 0.8 0.8 1.2 dB DG Differential Gain RL = 150Ω, 4.43MHz, 0.15 0.4 0.25 0.25 % DP Differential Phase RL = 150Ω, 4.43MHz 0.04 0.08 0.08 0.08 deg 0.5V step 0.6 0.8 0.8 1.1 ns Time Domain Response TRS Rise and Fall Time TRL 4.0V step 1.0 1.4 1.4 1.7 ns TS Settling Time to ± 0.1% 2.0V Step 16 20 20 20 ns OS1 Overshoot 4V Step 0 8 5 5 % SR Slew Rate 4V Step 3500 2700 2700 2300 V/µsec Distortion And Noise Performance HD2 2nd Harmonic Distortion 2VPP, 20MHz −62 −47 −50 −50 dBc HD3 3rd Harmonic Distortion 2VPP, 20MHz −62 −55 −55 −52 dBc VN Voltage > 1MHz 4.0 4.8 4.8 5.3 nV/ ICN Current > 1MHz 1.6 4.0 3.0 3.0 pA/ Equivalent Output Noise Static, DC Performance GA1 Small Signal Gain No Load 0.996 0.994 0.994 0.992 V/V GA2 Small Signal Gain 100Ω Load .98 .96 .97 .97 V/V RO Output Resistance DC 1.4 3.0 2.0 2.0 Ω VIO Output Offset Voltage (Note 3) 2 17 9 9 mV DVIO Average Temperature Coefficient ± 30 ± 100 - ± 50 µV/˚C IBN Input Bias Current (Note 3) 5 30 15 15 µA DIBN Average Temperature Coefficient 50 ± 187 - ± 100 nA/˚C PSRR Power Supply Rejection Ratio −52 −48 −48 −46 dB 3 www.national.com CLC111 Absolute Maximum Ratings (Note 1) CLC111 Electrical Characteristics (Continued) ± VCC = ± 5V, RL = 100Ω; unless specified Symbol Parameter Conditions Typ Min/Max Ratings (Note 2) Units No Load 10.5 12 12 12 ± 2V, Full Scale 0.2 1.0 0.5 0.5 % 1 0.3 0.7 1 MΩ Static, DC Performance ICC Supply Current (Note 3) mA Miscellaneous Performance ILIN Integral Endpoint Linearity RIN Input Resistance CIN Input Capacitance CERDIP 2.5 3.5 3.5 3.5 pF CIN Input Capacitance Plastic DIP 1.25 2.0 2.0 2.0 pF VO Output Voltage Range No Load 3.9 3.5 3.6 3.6 V VOL Output Voltage Range RL = 100Ω 3.5 +3.1,−2.5 3.2 3.2 V VOL Output Voltage Range RL = 100Ω, 0˚C IO Output Current 60 50,25 50 40 mA IO Output Current 50,35 50 50 mA ± 3.1 0˚-70˚C V Electrical Characteristics VCC =+3V or VCC =+5V, −VEE =0V, TA =+25˚C, RL =100Ω; unless specified Symbol Parameter Conditions VCC = 3V VCC = 5V Units 120 300 MHz 210 MHz Frequency Domain Response SSBW −3dB Bandwidth VOUT < 0.5VPP LSBW −3dB Bandwidth VOUT < 2.0VPP Gain Flatness VOUT < 0.5VPP GFL Flatness DC-30MHz 0.5 0.1 dB GFPH Peaking DC-200MHz 0 0 dB GFRH Rolloff DC-60MHz 1.5 0.25 dB 3.9 1.2 ns 1.5 ns Time Domain Response TRS Rise and Fall Time 0.5V step TRL Rise and Fall Time 2.0V step OS1 Overshoot 1.0V step 3 3 % SR Slew Rate 0.5V step 260 425 V/µsec 0.5VPP, 20MHz −46 Distortion And Noise Performance HD2 2nd Harmonic Distortion HD3 3rd Harmonic Distortion 1.0VPP, 20MHz 0.5VPP, 20MHz dBc −55 −44 1.0VPP, 20MHz dBc −64 Static, DC Performance GA1 Small Signal Gain AC coupled RL = ∞ 0.96 0.97 V/V 2.0 4.5 mA Miscellaneous Performance VO Output Voltage Range RL = ∞ 1.5 3.4 VPP VOL Output Voltage Range RL = 100Ω 1.1 2.6 VPP www.national.com 4 (Continued) Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters. Note 3: AJ-level: spec. is 100% tested at +25˚C. Typical Performance Characteristics Frequency Response vs. Output Swing Output Impedance DS012720-6 DS012720-7 Input Impedance PSRR DS012720-8 DS012720-9 5 www.national.com CLC111 Electrical Characteristics CLC111 Typical Performance Characteristics (Continued) Recommended RS vs. Load Capacitance Gain vs. CL with Recommended RS DS012720-11 DS012720-10 Small Signal Pulse Response Large Signal Pulse Response DS012720-12 Short-Term Settling Time DS012720-13 Integral Linearity Error DS012720-14 DS012720-15 www.national.com 6 (Continued) Pulse Response Typical D.C. Errors vs. Temperature CLC111 Typical Performance Characteristics DS012720-16 DS012720-17 Equivalent Input Noise 2nd and 3rd Harmonic Distortion DS012720-18 DS012720-19 Bandwidth and ICC vs. VCC (Single Supply) DS012720-20 7 www.national.com CLC111 Printed Circuit Layout and Supply Bypassing Application Division As with any high frequency device, a good PCB layout is required for optimum performance. This is especially important for a device as fast as the CLC111. Operation the CLC111 is a low-power, very high speed unity gain buffer. It uses a closed loop topology which allows for accuracy not usually found in high speed open loop buffers. A slew enhanced front end allows for low quiescent power while not sacrificing AC performance. Single Supply Operation Although the CLC111 is specified to operate from split ± 5V power supplies, there is no internal ground reference that prevents operation from a single voltage power supply. For single supply operation, the input signal should be biased at a DC value of 1/2VCC. This can be accomplished by AC coupling and rebiasing, as shown in Figure 1. The above electrical specifications provide typical performance specifications for the CLC111 at 25˚ C while operating from a single +3V or a single +5V power supply. To minimize capacitive feedthrough, pins 2, 3, 6, and 7 should be connected to the ground plane, as shown in Figure 1. Input and output traces should be laid out as transmission lines with the appropriate termination resistors very near the CLC111. On a 0.065 inch epoxy PCB material, a 50 transmission line (commonly called stripline) can be constructed by using a trace width of 0.01” over a complete ground plane. Figure 1 shows recommended power supply bypassing. The ferrite beads are optional and are recommended only where additional isolation is needed from high frequency ( > 400MHz) resonances in the power supply. DS012720-21 FIGURE 1. Recommended Circuit & Evaluation Board Schematic spirally-trimmed RN55D metal file resistors will work, though they will cause a slight degradation of AC performance due to their reactive nature at high frequencies. Evaluation Boards Evaluation boards are available from National as part numbers CLC730012 (DIP) and CLC730045 (SOIC). This board was used in the characterization of the device and provides optimal performance. Designers are encouraged to copy these printed circuit board layouts for their applications. Parasitic or load capacitance directly on the output of the CLC111 will introduce additional phase shift in the device. This phase shift can decrease phase margin and increase frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs in this data sheet illustrate the required resistor value and the resulting performance vs. capacitance. Precision buffed resistors (PRP8351 series from Precision Resistive Products), which have low parasitic reactances, were used to develop the data sheet specifications. Precision carbon composition resistors or standard www.national.com 8 CLC111 Physical Dimensions inches (millimeters) unless otherwise noted 8-Pin SOIC NS Package Number M08A 9 www.national.com CLC111 Ultra High Slew Rate, Closed Loop Buffer Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 8-Pin MDIP NS Package Number N08E LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: [email protected] www.national.com National Semiconductor Europe Fax: +49 (0) 180-530 85 86 Email: [email protected] Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: [email protected] National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.