RENESAS RD74LVC16374BTEL

RD74LVC16374B
16-bit D-type Flip Flops with 3-state Outputs
REJ03D0501–0100
Rev.1.00
Jan. 24, 2005
Description
The RD74LVC16374B has sixteen edge trigger D type flip flops with three state outputs in a 48 pin package. Data at
the D inputs meeting set up requirements are transferred to the Q outputs on positive going transitions of the clock
input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high
again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless
of what signals are present at the other inputs and the state of the storage elements. Low voltage and high-speed
operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the
life of a battery for long time operation.
Features
•
•
•
•
•
•
VCC = 1.65 V to 5.5 V
All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V)
All outputs VOUT (Max.) = 5.5 V (@VCC = 0 V or output off state)
Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
High output current ±4 mA (@VCC = 1.65 V)
±8 mA (@VCC = 2.3 V)
±12 mA (@VCC = 2.7 V)
±24 mA (@VCC = 3.0 V to 5.5 V)
• Ordering Information
Part Name
RD74LVC16374BTEL
Package Type
TSSOP–48 pin
Package Code
(Previous Code)
PTSP0048KA–A
(TTP–48DBV)
Package
Abbreviation
T
Taping Abbreviation
(Quantity)
EL (1,000 pcs/reel)
Function Table
Inputs
G
CK
D
Output Q
H
X
X
Z
L
↑
L
L
L
↑
H
H
L
L
X
Q0
H:
High level
L:
Low level
X:
Immaterial
Z:
High impedance
↑:
Low to high transition
Q0 :
Level of Q before the indicated steady input conditions were established.
Rev.1.00 Jan. 24, 2005 page 1 of 8
RD74LVC16374B
Pin Arrangement
48 1CK
1G 1
1Q1 2
G
Q
CK
D
47 1D1
1Q2 3
G
Q
CK
D
46 1D2
G
Q
CK
D
44 1D3
G
Q
CK
D
43 1D4
1Q5 8
G
Q
CK
D
1Q6 9
G
Q
CK
D
G
Q
CK
D
G
Q
CK
D
2Q1 13
G
Q
CK
D
36 2D1
2Q2 14
G
Q
CK
D
35 2D2
G
Q
G
Q
CK
D
G
Q
G
Q
CK
D
G
Q
G
Q
CK
D
27 2D7
CK
D
26 2D8
GND 4
1Q3 5
1Q4 6
VCC 7
GND 10
1Q7 11
1Q8 12
GND 15
2Q3 16
2Q4 17
VCC 18
2Q5 19
2Q6 20
45 GND
CK
D
CK
D
GND 21
2Q7 22
2Q8 23
41 1D5
40 1D6
39 GND
38 1D7
37 1D8
34 GND
33 2D3
32 2D4
31 VCC
30 2D5
29 2D6
28 GND
2G 24
25 2CK
(Top view)
Rev.1.00 Jan. 24, 2005 page 2 of 8
42 VCC
RD74LVC16374B
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
VCC
–0.5 to 7.0
V
Supply voltage
Input diode current
IIK
–50
mA
Input voltage
VI
–0.5 to 7.0
V
Output diode current
IOK
–50
mA
Output voltage
VO
–0.5 to VCC +0.5
Output current
IO
±50
mA
ICC or IGND
100
mA
Tstg
–65 to +150
°C
50
Storage temperature
VI = –0.5 V
VO = –0.5 V
VO = VCC+0.5 V
V
Output "H" or "L"
Output "Z" or VCC:OFF
–0.5 to 7.0
VCC, GND current / pin
Conditions
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Recommended Operating Conditions
Item
Supply voltage
Symbol
Ratings
Unit
VCC
1.5 to 5.5
V
1.65 to 5.5
Input / output voltage
At operation
V
VI
0 to 5.5
VO
0 to VCC
Operating temperature
Ta
–40 to 85
°C
Output current
IOH
–4
mA
Input rise / fall time
*1
Output "Z" or VCC:OFF
–8
VCC = 2.3 V
VCC = 2.7 V
–24
VCC = 3.0 V to 5.5 V
mA
VCC = 1.65 V
8
VCC = 2.3 V
12
VCC = 2.7 V
24
VCC = 3.0 V to 5.5 V
20
ns/V
10
Notes: 1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Rev.1.00 Jan. 24, 2005 page 3 of 8
VCC = 1.65 V
–12
4
tr, tf
G, CK, D
Output "H" or "L"
0 to 5.5
IOL
Conditions
Data hold
VCC = 1.65 V to 2.7 V
VCC = 3.0 V to 5.5 V
RD74LVC16374B
Electrical Characteristics
Ta = –40 to 85°C
Item
Input voltage
Unit
VCC×0.65
—
V
1.7
—
2.7 to 3.6
2.0
—
VCC (V)
Min
VIH
1.65 to 1.95
2.3 to 2.7
VIL
Output voltage
Max
Symbol
VOH
VOL
Test Conditions
4.5 to 5.5
VCC×0.7
—
1.65 to 1.95
—
VCC×0.35
2.3 to 2.7
—
0.7
2.7 to 3.6
—
0.8
4.5 to 5.5
—
VCC×0.3
1.65 to 5.5
VCC–0.2
—
1.65
1.2
—
IOH = –4 mA
2.3
1.7
—
IOH = –8 mA
2.7
2.2
—
IOH = –12 mA
3.0
2.4
—
3.0
2.2
—
4.5
3.8
—
1.65 to 5.5
—
0.2
1.65
—
0.45
IOL = 4 mA
2.3
—
0.7
IOL = 8 mA
2.7
—
0.4
IOL = 12 mA
IOL = 24 mA
3.0
—
0.55
4.5
—
0.55
V
IOH = –100 µA
IOH = –24 mA
IOL = 100 µA
IIN
0 to 5.5
—
±5.0
µA
VIN = 5.5 V or GND
Output leak current
IOFF
0
—
±5.0
µA
VIN / VOUT = 5.5 V
Off state output current
IOZ
2.7 to 5.5
—
±5.0
µA
VIN = VCC or GND
VOUT = 5.5 V or GND
Quiescent supply
current
ICC
2.7 to 3.6
—
±10.0
µA
VIN = 3.6 to 5.5 V
2.7 to 5.5
—
10.0
µA
VIN = VCC or GND
2.7 to 3.6
—
500
µA
VIN = one input at(VCC–0.6)V,
other inputs at VCC or GND
Input current
∆ICC
Rev.1.00 Jan. 24, 2005 page 4 of 8
RD74LVC16374B
Switching Characteristics
From
To
(Input)
(Output)
ns
CK
Q
ns
G
Q
ns
G
Q
Ta = –40 to 85°C
Item
Maximum clock
frequency
Propagation delay time
Output enable time
Output disable time
Setup time
Symbol
VCC (V)
Min
Typ
Max
Unit
fmax
1.8±0.15
—
—
55.0
MHz
2.5±0.2
—
—
95.0
2.7
—
—
150.0
3.3±0.3
—
—
150.0
5.0±0.5
—
—
150.0
tPLH
1.8±0.15
1.0
—
19.1
tPHL
2.5±0.2
1.0
—
9.6
2.7
1.0
—
7.7
3.3±0.3
1.5
—
7.0
5.0±0.5
1.0
—
5.5
tZH
1.8±0.15
1.0
—
20.0
tZL
2.5±0.2
1.0
—
10.5
2.7
1.0
—
8.0
3.3±0.3
1.5
—
7.0
5.0±0.5
1.0
—
6.0
tHZ
1.8±0.15
1.0
—
20.0
tLZ
2.5±0.2
1.0
—
10.5
2.7
1.0
—
8.0
3.3±0.3
1.5
—
7.0
5.0±0.5
1.0
—
6.0
1.8±0.15
6.0
—
—
tsu
Hold time
th
Pulse width
tw
Between output
*1
pins skew
2.5±0.2
4.0
—
—
2.7
2.0
—
—
3.3±0.3
2.0
—
—
5.0±0.5
2.0
—
—
1.8±0.15
4.0
—
—
2.5±0.2
2.0
—
—
2.7
1.5
—
—
3.3±0.3
1.5
—
—
5.0±0.5
1.5
—
—
1.8±0.15
9.0
—
—
2.5±0.2
4.0
—
—
2.7
3.3
—
—
3.3±0.3
3.3
—
—
5.0±0.5
3.3
—
—
tOSLH
1.8±0.15
—
—
—
tOSHL
2.5±0.2
—
—
—
2.7
—
—
—
3.3±0.3
—
—
1.0
5.0±0.5
—
—
1.0
ns
ns
ns
ns
Input capacitance
CIN
3.3
—
4.0
—
pF
Output capacitance
CO
3.3
—
8.0
—
pF
Note:
1. This parameter is characterized but not tested.
tosLH = | tPLHm - tPLHn|, tosHL = | tPHLm - tPHLn|
Rev.1.00 Jan. 24, 2005 page 5 of 8
RD74LVC16374B
Operating Characteristics
Ta = 25°C
Item
Symbol
VCC (V)
Min
Typ
Max
Unit
CPD
1.8

25

pF
2.5

26

3.3

28

5.0

32

Power dissipation
capacitance
Test Conditions
f = 10 MHz
Test Circuit
VCC
VCC
Output
1G, 2G
Input
Zout = 50 Ω
Input
See Function Table
Pulse generator
RL
1Q1 to 2Q8
CL
RL
OPEN
V TT
GND
1D1 to 2D8
Symbol
t PLH / t PHL
Pulse generator
1CK, 2CK
Zout = 50 Ω
Note:
S1
t su / t h / t w
t ZH/ t HZ
t ZL / t LZ
S1
OPEN
GND
VTT
1. CL includes probe and jig capacitance.
Waveforms – 1
tf
tr
VIH
90 % 90 %
Vref
Input CK
Vref
10 %
tr
Input D
10 %
tf
VIH
90 %
90 %
10 %
10 %
t PHL
t PLH
Output Q
GND
GND
VOH
Vref
Vref
VOL
Note:
Input waveform: PRR = 10 MHz, duty cycle 50%.
Rev.1.00 Jan. 24, 2005 page 6 of 8
RD74LVC16374B
Waveforms – 2
tf
tr
VIH
90 % 90 %
Vref
Vref
Input CK
10 %
tw
ts
Vref
10 %
tw
GND
th
VIH
Vref
Input D
Vref
GND
Note:
Input waveform: PRR = 10 MHz, duty cycle 50%.
Waveforms – 3
tf
Input G
tr
90 %
Vref
10 %
VIH
90 %
Vref
10 %
t ZL
GND
t LZ
≈ 1/2V TT
Vref
Waveform - A
VOL + ∆V
t ZH
Waveform - B
t HZ
VOH – ∆V
Vref
VOL
VOH
≈ GND
VCC (V)
VCC = 1.8±0.15 V
VCC = 2.5±0.2 V
VCC = 2.7 V
VCC = 3.3±0.3 V
VCC = 5.0±0.5 V
Notes:
INPUTS
VIH
VCC
VCC
2.7 V
2.7 V
VCC
tr/tf
≤ 2 ns
≤ 2 ns
≤ 2.5 ns
≤ 2.5 ns
≤ 2.5 ns
Vref
1/2 VCC
1/2 VCC
VTT
2× VCC
2× VCC
1.5 V
6V
6V
2× VCC
1.5 V
1/2 VCC
CL
RL
30 pF
30 pF
50 pF
50 pF
50 pF
1.0 kΩ
500 Ω
500 Ω
500 Ω
500 Ω
∆V
0.15 V
0.15 V
0.3 V
0.3 V
0.3 V
1. Input waveform: PRR = 10 MHz, duty cycle 50%.
2. Waveform – A shows input conditions such that the output is "L" level when enable by the
output control.
3. Waveform – B shows input conditions such that the output is "H" level when enable by the
output control.
Rev.1.00 Jan. 24, 2005 page 7 of 8
RD74LVC16374B
Package Dimensions
JEITA Package Code
P-TSSOP48-6.1x12.5-0.50
RENESAS Code
PTSP0048KA-A
*1
MASS[Typ.]
0.2g
Previous Code
TTP-48DBV
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
D
F
48
25
HE
*2
E
c
bp
Reference
Symbol
Index mark
Terminal cross section
( Ni/Pd/Au plating )
Dimension in Millimeters
Min
Nom
Max
D
12.5
12.7
E
6.10
A2
Z
A1
24
1
e
*3
bp
L1
x
0.08
0.13
A
M
0.18
1.20
bp
0.14
0.19
0.24
0.10
0.15
0.20
8.10
8.30
b1
c
A
c
A1
θ
y
L
Detail F
1
θ
0°
HE
7.90
e
0.50
x
0.08
y
0.10
Z
0.65
L
L
Rev.1.00 Jan. 24, 2005 page 8 of 8
8°
0.4
1
0.5
1.0
0.6
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0