Errata Sheet
V1.1, 2005-04-07
Device
C164CI-8E
Marking/Step
Step ES-DB, DB
Package
P-MQFP-80
This Errata Sheet describes the deviations from the current user documentation.
The module oriented classification and numbering system uses an ascending sequence
over several derivatives, including already solved deviations. So gaps inside this
enumeration can occur.
Current Documentation
• C164CI/CL, SI/SL Data Sheet, V2.0, May 2001
• C164CI/CL, SI/SL User’s Manual, V3.1, Feb. 2002
• Instruction Set Manual, V2.0, Mar. 2001
Note: Devices marked with EES- or ES are engineering samples which may not be
completely tested in all functional and electrical characteristics, therefore they
should be used for evaluation only. The specific test conditions for EES and ES
are documented in a separate Status Sheet.
Contents
Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Page
History List/Change Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2
Functional Problems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
Deviations from Electrical- and Timing Specification. . . . . . . . . . . . . . . . . . . . . . .16
Application Hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
Documentation Update . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
C164CI-8E, Step ES-DB, DB
1/28
es, V1.1, 2005-04-07
Errata Sheet
History List/Change Summary
1
History List/Change Summary
(from step ES-BB, previous errata sheet V1.0, step: DB)
Table 1
Functional Deviations
Functional
Problem
Short Description
ADC.11
Modifications of ADM field while bit ADST = 0
SSC.9
Data Transmission in Slave Mode
CAN.7
Unexpected Remote Frame Transmission
CAN.9
Contents of Message Objects and Mask of Last
Message Registers after Reset
Fixed Change
in step
new
CAPCOM.2 Wakeup from Idle Mode by CAPCOM2 channels
CC19 or CC27
CA
CAPCOM6.3
Write Access to CAPCOM6 Registers
CA
CAPCOM6.4
Spike when enabling alternate Port Function
RTC.2
Read RTC count registers
CA
RTC.4
Undefined Results after write to T14
DA
TCOMP.3
Pad Driver Temperature Compensation disabled
(see also Documentation Update TCOMP.D2)
DA
BUS.17
Spikes on CS lines after access with RDCS and/or
WRCS
DA
BUS.18
PEC transfers after JMPR
DA
X9
Read Access to XPERs in Visible Mode
OTP.7
Verify in CHM when Bootstrap Loader Mode is
selected
OTP.8
CPU.16
Programming Voltage VPP and Supply Voltage VDD
Data read access with MOVB [Rn], mem instruction to
internal ROM/Flash/OTP
DA
CPU.17
Arithmetic Overflow by DIVLU instruction
DA
CPU.21
BFLDL/BFLDH Instructions after Write Operation to
internal IRAM
DA
CPU.22
Z Flag after PUSH and PCALL
PLL.3.1
Increased PLL Jitter caused by external Access
PWRDN.1
Execution of PWRDN instruction while Pin NMI = high
C164CI-8E, Step ES-DB, DB
2/28
CA
DA
es, V1.1, 2005-04-07
Errata Sheet
History List/Change Summary
Table 1
Functional Deviations (cont’d)
Functional
Problem
Short Description
Fixed Change
in step
POWER.22 Wake up from Sleep Mode in Oscillator Decay Time
new
RST.4
Power on Reset
CA
ADP.1
Oscillator in Adapt Mode
CA
Table 2
AC/DC Deviations
AC/DC
Deviations
Short Description
DC.AH.2
ALE active current 650 µA
DC.HYS.1
Input Hysteresis (Special Threshold) 300 mV
DC.IOZ2.2
Input Leakage Current IOZ2 +/- 1 µA (Pin EA only)
DC.P0L.2
P0 configuration current -120 µA
CA
DC.P4L.2
P4 active current -650 µA
CA
DC.RL.2
RD/WR active current -650 µA
CA
DC.VDD.1
Device Supply Voltage VDD min. 4.4 V
DA
DC.VDD.3
see Documentation Update (VDD.D1)
DC.VILS.1
Input low voltage (Special Threshold) 1.7 V
DC.VIH.1
Input high voltage VIH_min on P20.5 / EA
AC.PLL.1
PLL Base Frequency 2...6 MHz (instead of 2...5)
AC.t34.n4
CLKOUT rising edge to ALE falling edge min -4ns
AC.t48.1
RDCS/WRCS low time (with RW-delay) 2TCL-12ns
DA
AC.t49.1
RDCS/WRCS low time (no RW-delay) 3TCL-12ns
DA
C164CI-8E, Step ES-DB, DB
Fixed
Change
in step
CA
3/28
es, V1.1, 2005-04-07
Errata Sheet
History List/Change Summary
Table 3
Application Hints
Hint
Short Description
SSC.H1
Handling of the SSC Busy Flag (SSCBSY)
SSC.H2
Timing of flag SSCTIR (SSC Transmit Interrupt Request)
CAN.H1
Note on Interrupt Register behaviour of the CAN module
Change
CAPCOM6.H1 Improvements of Capture/Compare Unit CAPCOM6
EMUL.H1
Adapt Mode Setting
OTP.H1
OTP Read access in CHM Mode delivers Zeros only
BSL.H1
Bootstrap Loader: Baudrate Detection in Single Chip Boot
Mode
MainOsc.H1
Oscillator Type_LP2: Negative Resistance and Start-up
Reliability
MainOsc.H2
Maximum (Type_LP2) Oscillator Frequency = 16 MHz
OWD.H2
Oscillator Watchdog and Prescaler Mode
ISNC.H1
Maintenance of ISNC Register
C164CI-8E - Step DA Enhancements
Table 4
Documentation Update
Name
Short Description
Change
New User’s Manual available:
C164CI/CL, SI/SL User’s Manual, V3.1, Feb. 2002
New Data Sheet available:
C164CI/CL, SI/SL Data Sheet, V2.0, May 2001
TCOMP.D2
Temperature Compensation redesigned
PORT.D3
P3.15 and Frequency Output Signal Path
INT.D1
CCxIC Registers
PLL.D1
PLL goes to Unlocked State after Configuration
VDD.D1
Data Sheet V2.0, 2001-05 - Operating Conditions
new
ID-Registers ID-Registers
C164CI-8E, Step ES-DB, DB
4/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
2
Functional Problems
ADC.11 Modifications of ADM field while bit ADST = 0
The A/D converter may unintentionally start one auto scan single conversion sequence
when the following sequence of conditions is true:
1. the A/D converter has finished a fixed channel single conversion of an analog channel
n > 0 (i.e. contents of ADCON.ADCH = n during this conversion)
2. the A/D converter is idle (i.e. ADBSY = 0)
3. then the conversion mode in the ADC Mode Selection field ADM is changed to Auto
Scan Single (ADM = 10b) or Continuous (ADM = 11b) mode without setting bit ADST
= 1 with the same instruction
Under these conditions, the A/D converter will unintentionally start one auto scan single
conversion sequence, beginning with channel n-1, down to channel number 0.
When no interrupt or PEC is servicing the A/D Conversion Complete Interrupt, interrupt
request flag ADCIR will be set, and for n > 1 also the A/D Overrun Error interrupt request
flag will be set, unless the wait for ADDAT read mode had been selected. When
ADCON.ADWR = 1 (wait for ADDAT read), the converter will wait after 2 conversions
until ADDAT is read.
In case the channel number ADCH has been changed before or with the same
instruction which selected the auto scan mode, this channel number has no effect on the
unintended auto scan sequence (i.e. it is not used in this auto scan sequence).
Note:
When a conversion is already in progress, and then the configuration in register ADCON
is changed,
• the new conversion mode in ADM is evaluated after the current conversion
• the new channel number in ADCH and new status of bit ADST are evaluated after the
current conversion when a conversion in fixed channel conversion mode is in
progress, and after the current conversion sequence (i.e. after conversion of
channel 0) when a conversion in an auto scan mode is in progress.
In this case, it is a specified operational behaviour that channels n-1 .. 0 are converted
when ADM is changed to an auto scan mode while a fixed channel conversion of
channel n is in progress (see e.g. C164CI User's Manual, V1.0, p.18-4)
Workaround:
When an auto scan conversion is to be performed, always start the A/D converter with
the same instruction which sets the configuration in register ADCON.
C164CI-8E, Step ES-DB, DB
5/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
SSC.9 Data Transmission in Slave Mode
During data reception in slave mode of the SSC module, sporadically the shift clock
supplied by the external master on pin SCLK may not be properly recognized due to a
synchronization problem when all of the following conditions are true:
1. the latching edge for the serial data is the falling edge of SCLK (i.e. both bit
SSCPO = 1 and bit SSCPH = 1, or SSCPO = 0 and SSCPH = 0 in register SSCCON),
and
2. the transmit buffer SSCTB of the slave has not been written prior to the start of the
reception (initiated by the master asserting the shift clock SCLK), and
3. a specific time window (phase delay) is hit by the serial shift clock SCLK in relation to
the internal system clock of the slave. Therefore, this synchronization problem will
occur in particular when the slave device is clocked (on XTAL1) by an external clock
generation circuit which is independent from the clock generation circuit of the master
(i.e. slave and master clocks are asynchronous).
When the problem occurs, this results in missing bits in the character received in
SSCTB, and in duplicated bits in the character transmitted on pin MRST of the slave. As
a consequence, interrupt generation in the slave is delayed by the number of missed
bits.
Workaround
For systems using the falling edge of SCLK as latching edge (see condition 1. above),
always write to the transmit buffer SSCTB prior to any reception in slave mode of the
SSC module. For the second and all following characters, e.g. write a (dummy) character
to SSCTB in the receive interrupt routine, or use a PEC transfer triggered by the transmit
interrupt request to write to SSCTB. In this case, the critical synchronization path is not
used, and the problem will not occur.
CAN.7 Unexpected Remote Frame Transmission
Symptom:
The on-chip CAN module may send an unexpected remote frame with the identifier = 0,
when a pending transmit request of a message object is disabled by software.
Detailed Description:
There are three possibilities to disable a pending transmit request of a message object
(n = 1..14):
• Set CPUUPDn element
• Reset TXRQn element
C164CI-8E, Step ES-DB, DB
6/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
• Reset MSGVALn element
Either of these actions will prevent further transmissions of message object n.
The symptom described above occurs when the CPU accesses CPUUPD, TXRQ or
MSGVAL, while the pending transmit request of the corresponding message object is
transferred to the CAN state machine (just before start of frame transmission). At this
particular time the transmit request is transferred to the CAN state machine before the
CPU prevents transmission. In this case the transmit request is still accepted from the
CAN state machine. However the transfer of the identifier, the data length code and the
data of the corresponding message object is prevented. Then the pre-charge values of
the internal "hidden buffer" are transmitted instead, this causes to a remote frame
transmission with identifier = 0 (11 bit) and data length code = 0.
This behavior occurs only when the transmit request of message object n is pending and
the transmit requests of other message objects are not active (single transmit request).
If this remote frame loses arbitration (to a data frame with identifier = 0) or if it is disturbed
by an error frame, it is not retransmitted.
Effects to other CAN nodes in the network:
The effect leads to delays of other pending messages in the CAN network due to the high
priority of the Remote Frame. Furthermore the unexpected remote frame can trigger
other data frames depending on the CAN node's configuration.
Workarounds:
• The behavior can be avoided if a message object is not updated by software when a
transmission of the corresponding message object is pending (TXRQ element is set)
and the CAN module is active (INIT = 0). If a re-transmission of a message (e.g. after
lost arbitration or after the occurrence of an error frame) needs to be cancelled, the
TXRQ element should be cleared by software as soon as NEWDAT is reset from the
CAN module.
• The nodes in the CAN system ignore the remote frame with the identifier = 0 and no
data frame is triggered by this remote frame.
CAN.9 Contents of Message Objects and Mask of Last Message Registers after
Reset
After any reset, the contents of the CAN Message Objects and the Mask of Last
Message Registers may be undefined instead of unaffected (reset value 'X' instead
of 'U').
C164CI-8E, Step ES-DB, DB
7/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
This problem depends on temperature and the length of the reset, and differs from
device to device. The problem is more likely to occur at high temperature and for long
hardware resets (> 100 ms).
Workaround:
Re-initialize the CAN module after each reset.
CAPCOM6.4 Spike when enabling alternate Port Function
When switching a port from I/O mode to compare mode during the low state of the PWM
by setting bits in register CC6MSEL, a spike is generated for one TCL before the PMW
signal starts.
Workaround:
When the port configuration is changed during the high phase of the compare output the
spike is suppressed. Two different interrupts can be used for this synchronization
depending on the initial value bits in the register CC6MCON (CCxI and COUTxI
represent the passive output level for the enabled compare channels). The first high
phase of the PWM signal is delayed by the corresponding interrupt latency and the
execution time of the necessary instructions:
• If the initial value is 0, the compare interrupt service routine switches the port to
compare output. So the spike is pushed in the high phase of the PWM.
• If the initial value is 1, the Timer 12 period match interrupt service routine switches the
port to compare mode with the same result.
X9 Read Access to XPERs in Visible Mode
The data of a read access to an XBUS-Peripheral (CAN) in Visible Mode
(SYSCON.1 = 1) is not driven to the external bus. PORT0 is tristated during such read
accesses.
Note that in Visible Mode PORT1 will drive the address for an access to an XBUSPeripheral, even when only a multiplexed external bus is enabled.
C164CI-8E, Step ES-DB, DB
8/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
OTP.8 Programming Voltage V PP and Supply Voltage VDD
To guarantee a proper internal OTP programming the tolerances for supply voltage VDD
and programming voltage VPP are reduced.
The following values have been successfully tested and can be recommended:
Supply Voltage VDD
4.35V - 4.65V
Programming Voltage VPP
11.35V - 11.65V
4.85V - 5.15V
11.8V - 12.1V
Application Hints:
• Devices formerly programmed with these recommended values can be used without
restriction.
• Software for OTP programming tools should be adapted to one of these recommended values
(VDD = 4.85V - 5.15V and VPP = 11.8 - 12.1V can still be used after the problem is
fixed in the future).
CPU.22 Z Flag after PUSH and PCALL
The Z flag in the PSW is erroneously set to '1' by PUSH reg or PCALL reg, rel
instructions when all of the following conditions are true:
a) for PUSH reg instructions:
• the contents of the high byte of the GPR or (E)SFR which is pushed is 00H, and
• the contents of the low byte of the GPR or (E)SFR which is pushed is > 00H, and
• the contents of GPR Rx is odd, where x = 4 msbs of the 8-bit 'reg' address of the
pushed GPR or (E)SFR
Examples:
PUSH
PUSH
R1
;(coding: F1
; incorrect
; and 00FFh
DPP3 ;(coding: 03
; incorrect
; and 00FFh
EC):
setting of
≥ contents
EC):
setting of
≥ contents
Z flag if contents of R15 is odd,
of R1 ≥ 0001h
Z flag if contents of R0 is odd,
of DPP3 ≥ 0001h
b) for PCALL reg, rel instructions:
• when the contents of the high byte of the GPR or SFR which is pushed is 00H, and
• when the contents of the low byte of the GPR or SFR which is pushed is odd
C164CI-8E, Step ES-DB, DB
9/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
This may lead to wrong results of instructions following PUSH or PCALL if those
instructions explicitly (e.g. BMOV .. , Z; JB Z, ..; ..) or implicitly (e.g. JMP cc_Z, ..; JMP
cc_NET, ..; ..) evaluate the status of the Z flag before it is newly updated.
Note: Some instructions (e.g. CALL, ..) have no effect on the status flags, such that the
status of the Z flag remains incorrect after a PUSH/PCALL instruction until an
instruction that correctly updates the Z flag is executed.
Example:
PUSH
R1
CALL
proc_xyz
...
...
proc_xyz:
JMP
cc_Z,end_xyz
...
end_xyz:
; incorrect setting of Z flag if R15 is odd
; Z flag remains unchanged
; (is a parameter for proc_xyz)
; Z flag evaluated with incorrect setting
Effect on Tools:
• The Hightec C166 tools (all versions) don't use the combination of PUSH/PCALL and
the evaluation of the Z flag. Therefore, these tools are not affected.
• The code generated by the Keil C166 Compiler evaluates the Z flag only after MOV,
CMP, arithmetic, or logical instructions. It is never evaluated after a PUSH instruction.
PCALL instructions are not generated by the C166 Compiler.
This has been checked with all C166 V3.xx and V4.xx compiler versions. Even the
upcoming V5.xx is not affected by the CPU.22 problem.
The assembler portions of the C166 V3.xx and V4.xx Run-Time Libraries, the RTX166
Full and TX166 Tiny Real Time Operating system do also not contain any evaluation
of the Z flag after PUSH or PCALL.
• The TASKING compiler V7.5r2 never generates a PCALL instruction, nor is it used in
the libraries.
The PUSH instruction is only used in the entry of an interrupt frame, and sometimes
on exit of normal functions. The zero flag is not a parameter or return value, so this
does not give any problems.
C164CI-8E, Step ES-DB, DB
10/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
Previous versions of TASKING tools:
V3.x and higher are not affected, versions before 3.x are most likely not affected.
Contact TASKING when using versions before V3.x.
Since code generated by the C166 compiler versions mentioned before is not
affected, analysis and workarounds are only required for program parts written in
assembler, or instruction sequences inserted via inline assembly.
Workaround (for program parts written in assembler):
Do not evaluate the status of the Z flag generated by a PUSH or PCALL instruction.
Instead, insert an instruction that correctly updates the PSW flags, e.g.
PUSH
CMP
JMPR
reg
reg, #0
; note:
; CMP additionally modifies the C and V flags,
; while PUSH or MOV leaves them unaffected
cc_Z, label_1; implicitly tests Z flag
or
PCALL reg, procedure_1
...
procedure_1:
MOV
ONES, reg
JMPR
cc_NET, label_1 ; implicitly tests flags Z and E
Hints for Detection of Critical Instruction Combinations
Whether or not an instruction following PUSH reg or PCALL reg, rel actually causes a
problem depends on the program context.
In most cases, it will be sufficient to just analyze the instruction following PUSH or
PCALL. In case of PCALL, this is the instruction at the call target address.
Support Tool for Analysis of Hex Files
For complex software projects, where a large number of assembler source (or list) files
would have to be analyzed, Infineon provides a tool aiScan22 which scans hex files for
critical instruction sequences and outputs diagnostic information. This tool is available
as part of the Application Note ap1679 'Scanning for Problem CPU.22' on the 16-bit
microcontroller internet pages of Infineon Technologies:
www.infineon.com/16-bit-microcontrollers
C164CI-8E, Step ES-DB, DB
11/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
direct links:
AP1679 Description: www.infineon.com/cmc_upload/documents/040/841/
ap1679_v1.1_2002_05_scanning_cpu22.pdf and
AP1679 Software: www.infineon.com/cgi/ecrm.dll/ecrm/scripts/
public_download.jsp?oid=40840&parent_oid=-8984
Individual Analysis of Assembler Source Code
With respect to problem CPU.22, all instructions of the C166 instruction set can be
classified into the following groups:
• Arithmetic/logic/data movement instructions as successors of PUSH/PCALL
(correctly) modify the condition flags in the PSW according to the result of the
operation.
These instructions may only cause a problem if the PSW is a source or source/
destination operand:
ADD/B, ADDC/B, CMP/B, CMPD1/2, CMPI1/2, SUB/B, SUBC/B
AND/B, OR/B, XOR/B
ASHR
MOV/B, MOVBZ/MOVBS
SCXT
PUSH, PCALL ! analysis must be repeated for successor of PUSH/PCALL
• The following instructions (most of them with immediate or register (Rx) addressing
modes) can never cause a problem:
CPL/B, NEG/B
DIV/U, DIVL/U, MUL/U
SHL/SHR, ROL/ROR
PRIOR
POP
RETI
! updates complete PSW with stacked value
RETP
! updates condition flags
PWRDN ! program restarts after reset
SRST
! program restarts
• Conditional branch instructions which may evaluate the Z flag:
JB/JNB Z, rel ; directly evaluates Z flag
CALLA/CALLI, JMPA/JMPI/JMPR with the following condition codes
cc_Z, cc_EQ, cc_NZ, cc_NE
cc_ULE, cc_UGT, cc_SLE, cc_SGT
cc_NET
C164CI-8E, Step ES-DB, DB
12/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
! For these branch conditions, the branch may be performed in the wrong way.
! For other branch conditions, the branch target as well as the linear successor of
the branch instruction must be analyzed (since these branch instruction don't modify
the PSW flags).
• For instructions that have no effect on the condition flags and that don't evaluate
the Z flag, the instruction that follows this instruction must be analyzed.
These instructions are:
NOP
ATOMIC, EXTxx
DISWDT, EINIT, IDLE, SRVWDT
CALLR, CALLS, JMPS
! branch target must be analyzed
RET, RETS ! return target must be analyzed
(value pushed by PUSH/PCALL = return IP, Z flag contains
information whether intra-segment target address = 0000H or not)
TRAP ! both trap target and linear successor must be analyzed, since Z flag may
be incorrect in PSW on stack as well as in PSW at entry of trap routine
• For bit modification instructions, the problem may only occur if a source bit is the
Z flag, and/or the destination bit is in the PSW, but not the Z flag.
These instructions are:
BMOV/BMOVN
BAND/BOR/BXOR
BCMP
BFLDH
BFLDL
! problem only if bit 3 of @@ mask = 0, i.e. if Z is not selected
BCLR/BSET ! problem only if operand is not Z flag
JBC/JNBS ! wrong branch if operand is Z flag
PWRDN.1 Execution of PWRDN Instruction while pin NMI = high
When instruction PWRDN is executed while pin NMI is at a high level, power down mode
should not be entered, and the PWRDN instruction should be ignored. However, under
the conditions described below, the PWRDN instruction may not be ignored, and no
further instructions are fetched from external memory, i.e. the CPU is in a quasi-idle
state. This problem will only occur in the following situations:
a) the instructions following the PWRDN instruction are located in external memory, and
a multiplexed bus configuration with memory tristate waitstate (bit MTTCx = 0) is used, or
b) the instruction preceeding the PWRDN instruction writes to external memory or an
XPeripheral (e.g. CAN or XRAM), and the instructions following the PWRDN instruction
C164CI-8E, Step ES-DB, DB
13/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
are located in external memory. In this case, the problem will occur for any bus
configuration.
Note: The on-chip peripherals are still working correctly, in particular the Watchdog
Timer will reset the device upon an overflow. Interrupts and PEC transfers,
however, can not be processed. In case NMI is asserted low while the device is in
this quasi-idle state, power down mode is entered.
Workaround:
Ensure that no instruction which writes to external memory or an XPeripheral preceeds
the PWRDN instruction, otherwise insert e.g. a NOP instruction in front of PWRDN.
When a muliplexed bus with memory tristate waitstate is used, the PWRDN instruction
should be executed out of internal RAM.
POWER.22 Wake up from Sleep Mode in Oscillator Decay Time
ran
do
m
wa
ke
sl e
up
ep
mo
de
e
ke up
leep m
od
tOSC
mode
fro
m
sleep
random
wa
random
wake
tDECAY
from s
up
fr om sl
eep mo
de
Due to a synchronization problem, the device may not correctly wake up from sleep
mode if an asynchronous external wake up trigger occurs already in the oscillator decay
time, i.e. in a particular time window before the device has actually entered sleep mode
(see figure)
VIH threshold
cyclic wake up from
sleep mode
VIL threshold
Entry into sleep mode
Figure 1
tCRIT
Critical Event
This problem may occur when all of the following conditions are met at the same time:
1. the device is configured for sleep mode with the following settings where the main
oscillator (input XTAL1) will be switched off, i.e.
a) with RTC and oscillator to be stopped (SYSCON1 bitfield SLEEPCON = 11B), or
b) only for devices with XTAL3 input:
with RTC running and supplied by the clock from XTAL3 (SYSCON1 bitfield
SLEEPCON = 01B and SYSCON2 bit RCS = 1)
C164CI-8E, Step ES-DB, DB
14/28
es, V1.1, 2005-04-07
Errata Sheet
Functional Problems
2. the IDLE instruction to enter sleep mode has been executed, i.e. the main oscillator is
in the oscillator decay time (typically ~ 160 µs decay time for a 16 MHz crystal, ~ 2 µs
for a 16 MHz ceramic resonator)
3. the external wake up trigger signal (fast external interrupt or signal on pin NMI)
coincides with the critical time window (tCRIT) of each oscillator cycle during the decay
time of the clock signal at pin XTAL1 (critical times shown in red in figure)
In this case the clock system may get blocked but the internal program memory module
becomes enabled. IDDI rises up to IPDR ... 3 mA with main oscillator.
The watchdog timer - stopped in sleep mode - cannot restart the system. Only HW reset
restarts the system properly.
The problem occurs only in the decay time of the main oscillator and in a very small
window around the clock edge at XTAL1 (tCRIT is about 5 ps wide).
The following formula shows a risk calculation for an asynchronous (random) wake up
event at any time within a 100 ms sleep period (16 MHz crystal/resonator):
PLock-Up = PSensitive Device* PCritical Wake-Up-Event
PLock-Up = 5 ps (critical window) / 62500 ps (one 16 MHz oscillator period)
* 160 µs (typical crystal decay time) / 100000 µs (wake up after 100 ms)
PLock-Up = 5 / 62500 * 160 / 100000 = 0.000'000'13
= 0.13 failure events per 1 million random wake up events (for a 16 MHz crystal)
The decay time of a resonator circuit is below 2 µs typically:
PLock-Up (resonator) = 5 / 62500 * 2 / 100000 = 0.000'000'001’6
= 0.0016 failure events per 1 million random wake up events
(for a 16 MHz resonator)
Note: A cyclic wake up event would never cause the problem as it happens well after
entry into sleep mode and after the decay time.
Workarounds:
• Select RTC on in sleep mode (SYSCON1.SLEEPCON = 01B).
For devices with auxiliary oscillator (e.g. C161CS), select main oscillator as clock
source (SYSCON2.RCS = 0).
• Avoid a wake up during the main oscillator decay time
C164CI-8E, Step ES-DB, DB
15/28
es, V1.1, 2005-04-07
Errata Sheet
Deviations from Electrical- and Timing Specification
3
Deviations from Electrical- and Timing Specification
Problem
Parameter
Short Name
Symbol
Limit Values
min.
max.
Unit Test
Condition
DC.HYS.11)
Input Hysteresis
HYS
(Special Threshold)
300 1)
instead
of 400
–
mV
–
DC.IOZ2.2
Input Leakage
Current (Pin EA
only)
–
+/- 1000
instead
of ±500
nA
0.45 V < VIN
< VDD
DC.VILS.11)
Input low voltage
VILS
(Special Threshold)
- 0.5
1.7 1)
instead
of 2.0
V
–
DC.VIH.1
Input high voltage
(Pin EA only)
VIH
0.7 VDD
VDD +
instead of 0.5
0.2 VDD
+ 0.9
V
–
AC.t34.n4
CLKOUT rising
edge to ALE falling
edge
t34
-4 + tA
instead
of 0 + tA
ns
–
AC.PLL.1
Pll base frequency
-
2...6 MHz instead of see User's
2...5 MHz
Manual: "Clock
Generation" "PLL Operation"
IOZ2
10 + tA
1) If fCPU ≤ 16 MHz the specified value is guaranteed by design.
Note: Timing t28: Parameter description and test changed from 'Address hold after RD/
WR' to 'Address hold after WR'. It is guaranteed by design that read data are
internally latched by the controller before the address changes.
Note: During reset and adapt mode (in external bus mode - pin EA = LOW), the internal
pull-ups on P4[3:0] are active, independent whether the respective pins are used
for CS function after reset or not.
C164CI-8E, Step ES-DB, DB
16/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
4
Application Hints
SSC.H1 Handling of the SSC Busy Flag (SSCBSY)
In master mode of the High-Speed Synchronous Serial Interface (SSC), when register
SSCTB has been written, flag SSCBSY is set to '1' when the baud rate generator
generates the next internal clock pulse. The maximum delay between the time SSCTB
has been written and flag SSCBSY=1 is up to 1/2 bit time. SSCBSY is cleared 1/2 bit
time after the last latching edge.
When polling flag SSCBSY after SSCTB has been written, SSCBSY may not yet be set
to '1' when it is tested for the first time (in particular at lower baud rates). Therefore, e.g.
the following alternative methods are recommended:
• test flag SSCRIR (receive interrupt request) instead of SSCBSY (in case the receive
interrupt request is not serviced by CPU interrupt or PEC), e.g.
loop: BCLR SSCRIR
;clear receive interrupt request flag
MOV SSCTB, #xyz
;send character
wait_tx_complete:
JNB SSCRIR, wait_tx_complete ;test SSCRIR
JB SSCBSY, wait_tx_complete
;test SSCBSY to achieve original
;timing (SSCRIR may be set 1/2 bit
;time before SSCBSY is cleared)
• use a software semaphore bit which is set when SSCTB is written and is cleared in
the SSC receive interrupt routine
SSC.H2 Timing of flag SSCTIR (SSC Transmit Interrupt Request)
In master mode, the timing of SSCTIR is as follows:
When SSCTB has been written while the transmit shift register was empty (and the SSC
is enabled), flag SSCTIR is set to '1' directly after completion of the write operation,
independent of the selected baud rate. When the transmit shift register is not empty
when SSCTB was written, SSCTIR is set to '1' after the last latching edge of SCLK (= 1/
2 bit time before the first shifting edge of the next character). See also e.g. C167CR
User's Manual V3.1, p. 12-5.
The following diagram shows these relations in an example for a data transfer in master
mode with SSCPO = 0 and SSCPH = 0. It is assumed that the transmit shift register is
empty at the time the first character is written to SSCTB:
C164CI-8E, Step ES-DB, DB
17/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
write to SSCTB, first character
write to SSCTB, next character
SCLK
Bit 0
Bit n
Bit 1
Bit 0
MTSR
SSCTIR = 1
SSCTIR = 1
Figure 2
SSCTB Timing
Typically, in interrupt driven systems, no problems are expected from the modified timing
of flag SSCTIR. However, when flag SSCTIR is polled by software in combination with
other flags which are set/cleared at the end or at the beginning of a transfer (e.g.
SSCBSY), the modified timing may have an effect.
Another situation where a different system behaviour may be noticed is the case when
only one character is transferred by the PEC into the transmit buffer register SSCTB. In
this case, 2 interrupt requests from SSCTIR are expected: the 'PEC COUNT = 0'
interrupt, and the 'SSCTB empty' interrupt:
When the PEC transfer is performed with sufficient margin to the next clock tick from the
SSC baud rate generator, and no higher priority interrupt request has occurred in the
meantime, the 'PEC COUNT = 0' interrupt will be acknowledged before the 'SSCTB
empty' interrupt request is generated, i.e. two interrupts will occur based on these
events. However, when the PEC transfer takes place relatively close before the next
clock tick from the SSC baud rate generator, or a higher priority interrupt request has
occurred while the PEC transfer is performed, the 'PEC COUNT = 0' interrupt may not
be acknowledged before the 'SSCTB empty' interrupt request is generated, such that
effectively only one interrupt request will be generated for two different events.
In order to achieve a defined and systematic behavior with all device steps, the SSC
receive interrupt, which is generated at the end of a character transmission, may be used
instead of the SSC transmit interrupt.
C164CI-8E, Step ES-DB, DB
18/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
CAN.H1 Note on Interrupt Register Behaviour of the CAN module
Due to the internal state machine of the CAN module, a specific delay has to be
considered between resetting INTPND and reading the updated value of INTID. See
Application Note AP2924 "Interrupt Register behaviour of the CAN module ..." on:
Infineon Microcontroller Products: www.infineon.com/microcontrollers
AP 2924 V01:
http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/
public_download.jsp?oid=10042&parent_oid=-8984
CAPCOM6.H1 Improvements of Capture/Compare Unit CAPCOM6
From step Dx a new version of module CAPCOM6 has been implemented. The
improvements are described in AP1673 “Technical details on CAPCOM6 module C164 family”. See:
Infineon Microcontroller Products: www.infineon.com/microcontrollers
AP1673:
http://www.infineon.com/cmc_upload/documents/042/818/ap1607310_.pdf
EMUL.H1 Adapt Mode setting for emulation of devices in Single Chip Mode
In Adapt Mode all target device pins are in high impedance state. This mode is mainly
used for deactivation of the soldered device while an emulator probe is connected. In
single chip mode (EA = 1) Adapt Mode can not be selected via PORT0 (P0L.1) during
reset, because PORT0 is not evaluated in this mode.
Recommendation:
• use no target device or a dummy device (package without silicon on the PCB) for
emuation or
• use the target device on the PCB and:
– provide a possibility to set target device pins EA and P0L.1 to "0" during reset (now
the adapt mode is enabled on the target device) and
– disconnect pin EA from the emulator probe and
– set the EA pin on the emulator-probe to "1" to configure the emulator in single chip
mode.
C164CI-8E, Step ES-DB, DB
19/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
OTP.H1 OTP Read access in CHM Mode delivers Zeros only
In CHM mode the ROM-bus interface has no access to OTP (the OTP module is in a
special mode for programming). In this mode the OTP contents can be checked by the
verify sequence only. See e.g. C164CI User's Manual: Memory Organization - OTP
Memory Programming - OTP Programming Example: "ALT_VERIFY".
BSL.H1 Bootstrap Loader: Baudrate Detection in Single Chip Boot Mode
In single chip boot mode (Pin EA = 1) the bootstrap loader mode is detected during
hardware reset when pin RD is tied to low.
In this mode fCPU = fOSC / 2 (default configuration) and can be controlled via register
RSTCON. In case of a desired PLL mode (e.g. with a PLL factor of 5), fCPU in bootstrap
loader mode is 10 times slower than in normal running mode. So a communication with
an external host starts with a baudrate related to fCPU = fOSC / 2. It is recommended to
establish a 2nd level loader which adapts fCPU and baudrate to a convenient
transmission rate.
MainOsc.H1 Main Oscillator Type_LP2: Negative Resistance and Start-up
Reliability
Compared to other C16x microcontrollers the gain of the on-chip oscillator (Type_LP2)
is slightly different. It is recommended to check the negative resistance and the start-up
reliability of the oscillator circuit in the original application. Please refer to the limits
specified by the quartz crystal or ceramic resonator supplier.
See also Application Note AP2420 'Crystal Oscillator of the C500 and C166
Microcontroller Families' and Application Note AP2424 'Ceramic Resonator Oscillators
of the C500 and C166 Microcontroller Families'.
Infineon Microcontroller Products: www.infineon.com/microcontrollers
AP2420: www.infineon.com/cgi/ecrm.dll/ecrm/scripts/
public_download.jsp?oid=9746&parent_oid=-8984
AP2424: www.infineon.com/cgi/ecrm.dll/ecrm/scripts/
public_download.jsp?oid=9745&parent_oid=-8984
C164CI-8E, Step ES-DB, DB
20/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
MainOsc.H2 Maximum Oscillator Frequency = 16 MHz (Main: Type_LP2)
The main oscillator is optimized for oscillation with a crystal within a frequency range of
4...16 MHz. When driven by an external clock signal it will accept the specified frequency
range (see Data Sheet, AC Characteristics, tables ’Clock Generation Modes’ and
’External Clock Drive Characteristics’). Operation at lower input frequencies is possible
but is guaranteed by design only (not 100% tested) (see Data Sheet, AC Characteristics,
table ’External Clock Drive Characteristics’).
OWD.H2 Oscillator Watchdog and Prescaler Mode
The OWD replaces a missing oscillator clock signal with the PLL clock signal (base
frequency).
In direct drive mode the PLL base frequency is used directly (fCPU = 2...5 MHz).
In prescaler mode the PLL base frequency is divided by 2 (fCPU = 1...2.5 MHz).
C164CI-8E, Step ES-DB, DB
21/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
ISNC.H1 Maintenance of ISNC register
The RTC and PLL interrupts share one interrupt node (XP3IC). If an interrupt request
occurs the request bit in the Interrupt Subnode Control register has to be checked and
cleared by software. To avoid a collision with the next hardware interrupt request of
same source it is recommended to clear the request and the enable bit first and then to
set the enable bit again.
Example for an XP3 interrupt service routine (for Tasking C compiler):
...
if (PLLIR)
{
_bfld (ISNC, 0x000C, 0x0000);
_putbit (1, ISNC, 3);
...
}
if (RTCIR)
{
_bfld (ISNC, 0x0003, 0x0000);
_putbit (1, ISNC, 1);
...
}
...
// clear PLLIE and PLLIR
// set PLLIE
// further actions concerning PLL/OWD
// clear RTCIE and RTCIR
// set RTCIE
// further actions concerning RTC
Example for an XP3 interrupt service routine (in assembly language):
...
EXTR
JNB
EXTR
#1
PLLIR, no_pll_request
#2
; no further interruption of this
;
sequence possible
BFLDL ISNC, #0Ch, #00h
; clear PLLIE and PLLIR
BSET
PLLIE
; set PLLIE
...
; further actions concerning PLL/OWD
no_pll_request:
EXTR
#1
JNB
RTCIR, no_rtc_request
EXTR
#2 ; no further interruption of this sequence possible
BFLDL ISNC, #03h, #00h
; clear RTCIE and RTCIR
BSET
RTCIE
; set RTCIE
...
; further actions concerning RTC
no_rtc_request:
...
C164CI-8E, Step ES-DB, DB
22/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
C164CI-8E - Step DA Enhancements
Compared to the Cx-step, the following feature enhancements have been implemented
in the DA- (and all following) steps of the C164CI/SI. They are described in detail in the
respective chapters of the C164 User's Manual or in the Documentation Update, and
are summarized in Table 5 for easier reference.
Table 5
C164CI-8E - Step DA enhancements
Topic
short description
change necessary
(Compared to the Cx-step)
Single Chip
Mode Reset
Default Configuration and software setting
of register RSTCON (After EINIT the
Unlock Sequence is necessary to change
RSTCON)
yes - SW change
**)
see User’s Manual
“20.4.2 System Startup
Configuration upon a
Single-Chip Mode
Reset“
Bootstrap
loader
activation in single chip configuration
(pin EA = high and pin RD is tied to low
during HW reset) - restricted baudrate due
to default fCPU = fOSC/2 after HW reset
while pin EA = 1
yes - HW change
**)
see User’s Manual
“20.4.2 System Startup
Configuration upon a
Single-Chip Mode
Reset - Single-Chip
Startup Modes“
Variable
frequency
output
The system clock output (CLKOUT) can be no - new feature
replaced by the programmable frequency see User’s Manual
output signal fOUT .
“21.6 Programmable
Frequency Output
Signal“
XRAM
2k bytes of on chip XRAM are enabled by no - if external address
XPEN = 1 in register SYSCON
range 0E000h ...
0E7FFh was not used
(address range 0E000h ... 0E7FFh)
before
BUSCON
switch
WaitState
A tristate waitstate is inserted if the next
bus cycle accesses a different window
than the one controlled by this BUSCON
register
(bit BSWCx in register BUSCONx)
C164CI-8E, Step ES-DB, DB
23/28
no - new feature
see User’s Manual
“9.4 Controlling the
External Bus
Controller“
*)
**)
*)
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
Table 5
C164CI-8E - Step DA enhancements (cont’d)
Topic
short description
change necessary
(Compared to the Cx-step)
*)
**)
Early Write
Early write: The WR signal is deactivated
and write data is tristated one TCL earlier
(bit EWENx in register BUSCONx)
no - new feature
see User’s Manual
“9.4 Controlling the
External Bus
Controller“
*)
CAPCOM2
output pins
Port 1H can be used as CC24...27
Compare Output
no - new feature
see User’s Manual
“Table 16-1
CAPCOM Channel Port
Connections“
CAPCOM2
channels
eight additional channels available but no
dedicated I/O pins
no - new feature
*)
see User’s Manual
“Table 16-1
CAPCOM Channel Port
Connections“
CAPCOM6
version 5 implemented with significant
improvements
see application note
AP1673 “Technical
details on CAPCOM6
module - C164 family”
**)
Watchdog
timer
Watchdog Timer Input Prescaler
implemented
(bit WDTPRE in register WDTCON)
no - new feature
see User’s Manual
“13.1 Operation of the
Watchdog Timer“
*)
Alternate
interrupt
inputs
the modules ASC0 (RxD) and SSC (SCLK)
can be used to wake up from IDLE or
SLEEP mode by fast external interrupt
(bitfields EX2IN and EX3IN in register
EXISEL)
no - new feature
see User’s Manual
“page 5-29 External
Interrupt Source
Control“
*)
P4 Open
Drain
function
Open Drain function for Port 4 available
no - new feature
see User’s Manual
“7.7 Port 4“
*)
CAN pins
Pin Assignment selects a pair of port pins
that connect the CAN module to the
external transceiver. This is done via
bitfield IPC in register PCIR.
yes - SW change
see User’s Manual
“page 19-30 CAN
Module Activation“
*)
C164CI-8E, Step ES-DB, DB
24/28
es, V1.1, 2005-04-07
Errata Sheet
Application Hints
Table 5
C164CI-8E - Step DA enhancements (cont’d)
Topic
short description
change necessary
(Compared to the Cx-step)
*)
**)
CAN register register IR replaced by register PCIR
(including bitfield IPC)
yes - SW change
see User’s Manual
“page 19-30 CAN
Module Activation“
*)
CAN clock
prescaler
bit CPS = 1 in CAN register CSR:
Fast mode: the input clock is used directly
1:1. The minimum input frequency to
achieve a baudrate of 1 MBaud is fCPU = 8
MHz.
no - new feature
see User’s Manual
“19.2 General
Functional Description“
Port Output
Control
Edge and Driver Characteristic can be
selected (registers POCONx)
see Documentation Update above
yes - SW change
see User’s Manual “7.2
Output Driver Control“
Sleep Mode
In Sleep mode both the CPU and the
peripherals are stopped
(bitfield SLEEPCON in register
SYSCON1)
no - new feature
see User’s Manual
“21 Power
Management“
**)
*) function / feature not implemented in ROM type (C164CI-8E step Cx)
**) different function in ROM type (C164CI-8E step Cx)
C164CI-8E, Step ES-DB, DB
25/28
es, V1.1, 2005-04-07
Errata Sheet
Documentation Update
5
Documentation Update
TCOMP.D2 Temperature Compensation redesigned
The new temperature compensation is disabled by default. The complete description can
be found in the current User’s Manual.
PORT.D3 P3.15 and Frequency Output Signal Path
To enable the frequency output signal fOUT bit CLKEN in register SYSCON must be
cleared (before EINIT) and fOUT must be enabled in register FOCON. In contrast to
signal CLKOUT the direction latch has to be set by software to enable fOUT.
Port Output
Latch
Write
Read
Write
Read
Internal Bus
Direction
Latch
1 0
0
1
AltDir_CLKOUT = '1'
CLKEN
fOUT
0
1
Pin
0
1
FOUT_active
Driver
fCPU
Clock
Input
Latch
MCB04353_315
C164CI-8E, Step ES-DB, DB
26/28
es, V1.1, 2005-04-07
Errata Sheet
Documentation Update
INT.D1 Data Sheet V2.0, 2001-05 - Special Function Registers Overview
In contrast to Table 7 (Data Sheet V2.0, page 33...) the following CCxIC registers are
not implemented:
CC20IC, CC21IC, CC22IC, CC23IC, CC28IC, CC29IC, CC30IC and CC31IC. See also
Table 3 C164CI Interrupt Nodes (page 17).
PLL.D1 PLL goes to Unlocked State after Configuration
When the PLL is (re-)configured via software by writing to register RSTCON, the PLL
goes to an unlocked state first (CLKLOCK = SYSCON2.15 = 0) and the PLL interrupt
request is set (flag PLLIR = ISNC.3 = 1) in the following cases:
• SW configuration of a PLL mode after single chip mode reset (pin EA is High) when a
PLL configuration is selected in bitfield CLKCFG (RSTCON.15 … 13), i.e. all
selections except 001B and 011B.
• SW re-configuration of a PLL mode in bitfield CLKCFG (RSTCON.15 … 13), i.e. all
selections except 001B and 011B.
When the PLL is locked again, bit CLKLOCK (SYSCON2.15) is set.
A re-configuration of register RSTCON with the same CLKCFG setting does not
influence the PLL.
In direct drive and prescaler mode (bitfield CLKCFG = RSTCON.15 … 13 = 001B or
011B) the PLL cannot lock and bit CLKLOCK in register SYSCON2 remains cleared.
Note: If PLLIR is set directly after reset the clock system is running on PLL base
frequency (or PLL base frequency / 2) and fOSC is missing or was unstable during
reset. Switching to SDD mode in this state could stop the system.
To avoid an unintentional PLL interrupt during this SW configuration of RSTCON, it is
recommended to disable the PLL interrupt while the PLL is in unlocked state.
The example program for PLL modes shown below assumes that instruction EINIT has
not been executed yet. After EINIT, unlock sequences must be used to change RSTCON
and SYSCON2.
To avoid a deadlock situation, the wait_for_CLKLOCK loop should be terminated after a
timeout (before the WDT reset occurs).
JB
PLLIR, osc_clock_missing ; no osc clock before configuration
; is done, jump to emergency routine,
; don’t select SDD mode!
disable_PLL_interrupt:
EXTR #2
BCLR XP3IE
; disabled by default after reset
BCLR PLLIE
; ISNC.3, disabled by default after reset
C164CI-8E, Step ES-DB, DB
27/28
es, V1.1, 2005-04-07
Errata Sheet
Documentation Update
change_PLL_configuration:
MOV
R4, #0000110100000000b ; PLL * 2.5, no CS, no SEG addr. lines
MOV
RSTCON, R4
; memory addressing mode only
;
EXTR
#2
MOV
SYSCON2, #0400h
MOV
SYSCON2, #0000h
...
;
;
;
;
;
(after EINIT unlock sequences are
required for RSTCON and SYSCON2)
SDD / 1 mode: enable RSTCON setting
PLLIR is set when PLL mode is changed
basic clock mode: activate setting
some instructions while clock is not at final state
wait_for_CLKLOCK:
EXTR #1
JNB
SYSCON2.15, wait_for_CLKLOCK ; timeout recommended
PLL_locked:
enable_PLL_interrupt:
EXTR #3
MOV
XP3IC, #0077h
;
;
;
;
BFLDL ISNC, #0Ch, #00h
BSET PLLIE
;
...
clear requests, enable XP3 interrupt,
int. level 13, group level 3
clear PLLIE and PLLIR
enable PLL interrupt
stable PLL clock
VDD.D1 Data Sheet V2.0, 2001-05 - Operating Conditions
In contrast to Table 9 (Data Sheet V2.0, page 42) VDD min. is 4.5 V for all devices listed
in Table 1 (Data Sheet V2.0, page 2). Additionally, the OTP devices can be used up to
25 MHz operating frequency @ VDD min = 4.75 V.
ID-Registers
Register: IDMANUF IDCHIP
Device
IDMEM
IDPROG IDMEM2
F07CH
F07AH
F078H
F076 H
C164CI-8E
Step Address: F07EH
-DA
1820H
0A04H
4010H
9340H
0000 H
C164CI-8E
-DB
0A05H
4010H
9340H
0000 H
1820H
Product and Test Engineering Group, Munich
C164CI-8E, Step ES-DB, DB
28/28
es, V1.1, 2005-04-07