LTM4630-1 - Dual 18A or Single 36A μModule Regulator with 0.8% DC and 3% Transient Accuracy

LTM4630-1
Dual 18A or Single 36A
µModule Regulator with
0.8% DC and 3% Transient Accuracy
FEATURES
DESCRIPTION
±0.8% Maximum Total DC Output Error Over Line,
Load and Temperature (LTM4630-1A)
nn ±3% Transient Output Error with Minimum Output
Capacitance
nn Dual 18A or Single 36A Output
nn 4.5V to 15V Input, 0.6V to 1.8V Output Voltage Range
nn Differential Remote Sense Amplifier
nn Current Mode Control/Fast Transient Response
nn Current Sharing Up to 144A
nn 16mm × 16mm × 5.01mm BGA Package
The LTM®4630-1A/LTM4630-1B are dual 18A or single 36A
output step-down µModule® (micromodule) regulators with
±0.8% (LTM4630-1A) and ±1.5% (LTM4630-1B) total DC
output error, respectively, with ±3% transient output error.
Included in the package are the switching controller, power
FETs, inductors, and all supporting components. External compensation allows for fast transient response to minimize output
capacitance when powering FPGAs, ASICs, and processors.
With synchronized multiphase parallel current sharing, four
LTM4630-1 devices can deliver up to 144A. The LTM4630-1
is offered in a 16mm × 16mm × 5.01 BGA package.
nn
APPLICATIONS
nn
nn
L, LT, LTC, LTM, Linear Technology, the Linear logo, µModule, Burst Mode and PolyPhase
are registered trademarks and LTpowerCAD is a trademark of Linear Technology Corporation.
All other trademarks are the property of their respective owners. Protected by U.S. Patents,
including 5481178, 5705919, 5929620, 6100678, 6144194, 6177787, 6304066 and 6580258.
Other patents pending.
FPGA, ASIC, µProcessor Core Voltage Regulation
Information, Communication Systems
TYPICAL APPLICATION
36A, 1.2V Output DC/DC µModule Regulator
1.2V Output Efficiency, fSW = 500kHz
95
INTVCC
4.7µF
10k
22µF
25V
×4
CLKOUT INTVCC EXTVCC PGOOD2 PGOOD1
VOUT1
VIN
121k
TEMP
VOUT2
RUN1
DIFFP
RUN2
TRACK2
LTM4630-1
f SET
0.1µF
121k
2200pF
33pF
DIFFOUT
80
75
65
VFB1
VFB2
COMP2
VIN = 12V
85
70
VOUTS1
VOUTS2
PHASMD
COMP1
3.75k
220µF
4V
×5
DIFFN
TRACK1
VOUT
1.2V
36A
EFFICIENCY (%)
VIN
4.5V TO 15V
VIN = 5V
90
PGOOD
0
60.4k
4
8
12 16 20 24 28
OUTPUT CURRENT (A)
32
36
46301 TA01b
SGND
GND MODE_PLLIN
46301 TA01a
25% Load Step Transient Response, ±3% Output Regulation Window. 12VIN, 1.2VOUT, 36A with 5x 220μF Ceramic Cap
VOUT
20mV/DIV
AC-COUPLED
65mV
LOAD STEP
4A/DIV
9A STEP
*SEE DEMO CIRCUIT
DC2081A-B
50µs/DIV
46301 TA01c
For more information www.linear.com/LTM4630-1
46301fa
1
LTM4630-1
ABSOLUTE MAXIMUM RATINGS
PIN CONFIGURATION
(Note 1)
TOP VIEW
VIN...............................................................–0.3V to 16V
VSW1, VSW2.....................................................–1V to 16V
PGOOD1, PGOOD2, RUN1, RUN2,
INTVCC , EXTVCC........................................... –0.3V to 6V
MODE_PLLIN, fSET, TRACK1, TRACK2,
DIFFOUT, PHASMD................................ –0.3V to INTVCC
VOUT1, VOUT2, VOUTS1, VOUTS2 (Note 6)......... –0.3V to 6V
DIFFP, DIFFN.......................................... –0.3V to INTVCC
INTVCC Peak Output Current.................................100mA
Internal Operating Temperature Range
(Note 2).............................................. –40°C to 125°C
Storage Temperature Range................... –55°C to 125°C
Peak Package Body Temperature........................... 245°C
TEMP
EXTVCC
M
L
VIN
K
J
CLKOUT
SW1
PHASMD
MODE_PLLIN
TRACK1
VFB1
VOUTS1
INTVCC
SW2
PGOOD1
PGOOD2
RUN2
DIFFOUT
DIFFP
DIFFN
H
G
RUN1
SGND
F
GND
COMP1 COMP2
E
SGND VFB2 TRACK2
D
GND
fSET SGND VOUTS2
C
B
VOUT1
VOUT2
GND
A
1
2
3
4
5
6
7
8
9
10
11
12
BGA PACKAGE
144-LEAD (16mm × 16mm × 5.01mm)
TJMAX = 125°C, θJA = 7°C/W, θJCbottom = 1.5°C/W,
θJCtop = 3.7°C/W, θJB + θJBA ≅ 7°C/W
θ VALUES DEFINED PER JESD 51-12
WEIGHT = 3.5g
ORDER INFORMATION
PART MARKING*
PART NUMBER
PAD OR BALL FINISH
DEVICE
FINISH CODE
PACKAGE
TYPE
MSL
RATING
TOTAL DC
ACCURACY
TEMPERATURE RANGE (Note 2)
LTM4630EY-1A#PBF
SAC305 (RoHS)
LTM4630Y-1
e4
BGA
3
±0.8%
–40°C to 125°C
LTM4630IY-1A#PBF
SAC305 (RoHS)
LTM4630Y-1
e4
BGA
3
±0.8%
–40°C to 125°C
LTM4630EY-1B#PBF
SAC305 (RoHS)
LTM4630Y-1
e4
BGA
3
±1.5%
–40°C to 125°C
LTM4630IY-1B#PBF
SAC305 (RoHS)
LTM4630Y-1
e4
BGA
3
±1.5%
–40°C to 125°C
Consult Marketing for parts specified with wider operating temperature
ranges. *Device temperature grade is indicated by a label on the shipping
container. Pad or ball finish code is per IPC/JEDEC J-STD-609.
• Recommended LGA and BGA PCB Assembly and Manufacturing
Procedures:
www.linear.com/umodule/pcbassembly
• Terminal Finish Part Marking:
www.linear.com/leadfree
• LGA and BGA Package and Tray Drawings:
www.linear.com/packaging
2
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
ELECTRICAL
CHARACTERISTICS
The l denotes the specifications which apply over the specified internal
operating temperature range. Specified as each individual output channel. TA = 25°C (Note 2), VIN = 12V and VRUN1, VRUN2 at 5V
unless otherwise noted. Per the typical application in Figure 25.
SYMBOL
PARAMETER
CONDITIONS
VIN
Input DC Voltage
l
4.5
15
V
VOUT
Output Voltage
l
0.6
1.8
V
VOUT1(DC),
VOUT2(DC)
Output Voltage, Total Variation with
Line and Load
l
l
1.488
1.477
1.5
1.5
1.512
1.523
V
V
1.1
1.25
1.40
V
CIN = 22µF × 3, COUT = 100µF × 1 Ceramic,
470µF POSCAP, RFB = 40.2kΩ
VIN = 12V, VOUT = 1.5V, IOUT = 0A to 18A
A-Grade (0.8%)
B-Grade (1.5%)
MIN
TYP
MAX
UNITS
Input Specifications
VRUN1, VRUN2
RUN Pin On/Off Threshold
RUN Rising
VRUN1HYS , VRUN2HYS RUN Pin On Hysteresis
150
mV
IINRUSH(VIN)
Input Inrush Current at Start-Up
IOUT = 0A, CIN = 22µF ×3, CSS = 0.01µF,
COUT = 100µF ×3, VOUT1 = 1.5V, VOUT2 = 1.5V,
VIN = 12V
1
A
IQ(VIN)
Input Supply Bias Current
VIN = 12V, VOUT = 1.5V, Burst Mode® Operation
VIN = 12V, VOUT = 1.5V, Pulse-Skipping Mode
VIN = 12V, VOUT= 1.5V, Switching Continuous
Shutdown, RUN = 0, VIN = 12V
3
15
65
50
mA
mA
mA
µA
IS(VIN)
Input Supply Current
VIN = 5V, VOUT = 1.5V, IOUT = 18A
VIN = 12V, VOUT = 1.5V, IOUT = 18A
6
2.6
A
A
IOUT1(DC), IOUT2(DC)
Output Continuous Current Range
VIN = 12V, VOUT = 1.5V (Note 7)
ΔVOUT1(LINE) /VOUT1
ΔVOUT2(LINE) /VOUT2
Line Regulation Accuracy
VOUT = 1.5V, VIN from 4.5V to 15V
IOUT = 0A for Each Output,
ΔVOUT1/VOUT1
ΔVOUT2 /VOUT2
Load Regulation Accuracy
For Each Output, VOUT = 1.5V, 0A to 18A
VIN = 12V (Note 7)
A-Grade
B-Grade
Output Specifications
0
18
A
l
0.01
0.03
%/V
l
l
0.1
0.2
0.3
0.5
%
%
VOUT1(AC), VOUT2(AC) Output Ripple Voltage
For Each Output, IOUT = 0A, COUT = 100µF ×3/
X7R/Ceramic, 470µF POSCAP, VIN = 12V,
VOUT = 1.5V, Frequency = 450kHz
fS (Each Channel)
Output Ripple Voltage Frequency
VIN = 12V, VOUT = 1.5V, fSET = 1.25V (Note 4)
fSYNC
(Each Channel)
SYNC Capture Range
∆VOUTSTART
(Each Channel)
Turn-On Overshoot
COUT = 100µF/X5R/Ceramic, 470µF POSCAP,
VOUT = 1.5V, IOUT = 0A VIN = 12V
10
mV
tSTART
(Each Channel)
Turn-On Time
COUT = 100µF/X5R/Ceramic, 470µF POSCAP,
No Load, TRACK/SS with 0.01µF to GND,
VIN = 12V
5
ms
∆VOUT(LS)
(Each Channel)
Peak Deviation for Dynamic Load
Load: 0% to 25% to 0% of Full Load
COUT = 5 × 220µF Ceramic
VIN = 12V, VOUT = 1.5V
83
mV
tSETTLE
(Each Channel)
Settling Time for Dynamic Load
Step
Load: 0% to 25% to 0% of Full Load,
VIN = 12V, VOUT = 1.5V, COUT = 5 × 220µF
Ceramic
40
µs
IOUT(PK)
(Each Channel)
Output Current Limit
VIN = 12V, VOUT = 1.5V
30
A
15
mVP-P
500
400
kHz
780
kHz
46301fa
For more information www.linear.com/LTM4630-1
3
LTM4630-1
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified internal
operating temperature range. Specified as each individual output channel. TA = 25°C (Note 2), VIN = 12V and VRUN1, VRUN2 at 5V
unless otherwise noted. Per the typical application in Figure 25.
SYMBOL
PARAMETER
CONDITIONS
Voltage at VFB Pins
IOUT = 0A, VOUT = 1.5V
A-Grade
B-Grade
MIN
TYP
MAX
UNITS
0.595
0.592
0.600
0.600
0.605
0.606
V
V
–5
–20
nA
0.64
0.66
0.68
V
1
1.25
1.5
µA
Control Section
VFB1, VFB2
IFB
l
l
(Note 6)
VOVL
Feedback Overvoltage Lockout
TRACK1 (I),
TRACK2 (I)
Track Pin Soft-Start Pull-Up Current
UVLO
Undervoltage Lockout (Falling)
l
TRACK1 (I),TRACK2 (I) Start at 0V
UVLO Hysteresis
tON(MIN)
Minimum On-Time
RFBHI1, RFBHI2
Resistor Between VOUTS1, VOUTS2
and VFB1, VFB2 Pins for Each Output
(Note 6)
VPGOOD1, VPGOOD2
Low
PGOOD Voltage Low
IPGOOD = 2mA
IPGOOD
PGOOD Leakage Current
VPGOOD = 5V
VPGOOD
PGOOD Trip Level
VFB with Respect to Set Output Voltage
VFB Ramping Negative
VFB Ramping Positive
3.3
V
0.6
V
90
60.05
ns
60.4
60.75
0.1
0.3
V
±5
µA
–10
10
kΩ
%
%
INTVCC Linear Regulator
VINTVCC
Internal VCC Voltage
6V < VIN < 15V
VINTVCC
Load Regulation
INTVCC Load Regulation
ICC = 0mA to 50mA
VEXTVCC
EXTVCC Switchover Voltage
EXTVCC Ramping Positive
VEXTVCC(DROP)
EXTVCC Dropout
ICC = 20mA, VEXTVCC = 5V
VEXTVCC(HYST)
EXTVCC Hysteresis
4.8
4.5
5
5.2
V
0.5
2
%
4.7
50
V
100
220
mV
mV
Oscillator and Phase-Locked Loop
Frequency Nominal
Nominal Frequency
fSET = 1.2V
450
500
550
kHz
Frequency Low
Lowest Frequency
fSET = 0V (Note 5)
210
250
290
kHz
Frequency High
Highest Frequency
fSET > 2.4V, Up to INTVCC
700
780
860
kHz
fSET
Frequency Set Current
10
11
RMODE_PLLIN
MODE_PLLIN Input Resistance
CLKOUT
Phase (Relative to VOUT1)
CLK High
CLK Low
Clock High Output Voltage
Clock Low Output Voltage
4
9
PHASMD = GND
PHASMD = Float
PHASMD = INTVCC
2
µA
250
kΩ
60
90
120
Deg
Deg
Deg
0.2
V
V
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified internal
operating temperature range. Specified as each individual output channel. TA = 25°C (Note 2), VIN = 12V and VRUN1, VRUN2 at 5V
unless otherwise noted. Per the typical application in Figure 25.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Differential Amplifier
AV Differential
Amplifier
Gain
RIN
Input Resistance
Measured at DIFFP Input
VOS
Input Offset Voltage
VDIFFP = VDIFFOUT = 1.5V, IDIFFOUT = 100µA
PSRR Differential
Amplifier
Power Supply Rejection Ratio
5V < VIN < 15V
ICL
Maximum Output Current
VOUT(MAX)
Maximum Output Voltage
GBW
Gain Bandwidth Product
VTEMP
Diode Connected PNP
TC
Temperature Coefficient
1
80
kΩ
3
IDIFFOUT = 300µA
l
mV
90
dB
3
mA
3
MHz
INTVCC – 1.4
I = 100µA
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTM4630-1 is tested under pulsed load conditions such that
TJ ≈ TA. The LTM4630E-1 is guaranteed to meet specifications from
0°C to 125°C internal temperature. Specifications over the –40°C to
125°C internal operating temperature range are assured by design,
characterization and correlation with statistical process controls. The
LTM4630I-1 is guaranteed over the full –40°C to 125°C internal operating
temperature range. Note that the maximum ambient temperature
consistent with these specifications is determined by specific operating
conditions in conjunction with board layout, the rated package thermal
impedance and other environmental factors.
V/V
V
0.6
V
–2.2
mV/C
Note 3: Two outputs are tested separately and the same testing condition
is applied to each output.
Note 4: The switching frequency is programmable from 400kHz to 750kHz.
Note 5: LTM4630-1 device is designed to operate from 400kHz to 750kHz
Note 6: These parameters are tested at wafer sort.
Note 7: See output current derating curves for different VIN, VOUT and TA.
46301fa
For more information www.linear.com/LTM4630-1
5
LTM4630-1
TYPICAL PERFORMANCE CHARACTERISTICS
95
EFFICIENCY (%)
EFFICIENCY (%)
95
90
85
VOUT = 1V
VOUT = 1.2V
VOUT = 1.5V
VOUT = 1.8V
80
75
2
0
4
6
8 10 12 14
LOAD CURRENT (A)
16
Efficiency vs Output Current,
VIN = 12V, fS = 450kHz
90
90
85
85
80
75
VOUT = 1V
VOUT = 1.2V
VOUT = 1.5V
VOUT = 1.8V
70
65
18
95
EFFICIENCY (%)
100
Efficiency vs Output Current,
VIN = 5V, fS = 450kHz
0
2
4
6
8 10 12 14
LOAD CURRENT (A)
16
Burst Mode and Pulse-Skip Mode
Efficiency VIN=12V, VOUT = 1.2V,
fS = 450kHz
CCM
Burst Mode OPERATION
PULSE-SKIP MODE
90
75
VOUT = 1V
VOUT = 1.2V
VOUT = 1.5V
VOUT = 1.8V
70
65
0
5
10
15 20 25 30
LOAD CURRENT (A)
35
40
46301 G03
Dual Phase Single Output
25% (9A) Transient Response
at 0.9V Output
Dual Phase Single Output
25% (9A) Transient Response
at 1V Output
PK-PK: 55mV
PK-PK: 48mV
80
EFFICIENCY (%)
80
46301 G02
46301 G01
100
18
Dual Phase Single Output Efficiency
vs Output Current, VIN = 12V,
fS = 450kHz
VOUT
20mV/DIV
AC-COUPLED
VOUT
20mV/DIV
AC-COUPLED
LOAD STEP
4A/DIV
LOAD STEP
4A/DIV
70
60
50
40
30
0.01
0.1
1
10
LOAD CURRENT (A)
100
46301 G06
50µs/DIV
12VIN, 1VOUT, 450kHz
9A LOAD STEP, 10A/µs LOAD SLEW RATE
COUT = 12 • 100µF 6.3V CERAMIC,
CTH = 2200pF, RTH = 4.24k, CFF = 33pF
46301 G05
50µs/DIV
12VIN, 0.9VOUT, 450kHz
9A LOAD STEP, 10A/µs LOAD SLEW RATE
COUT = 12 • 100µF 6.3V CERAMIC,
CTH = 2200pF, RTH = 4.24k, CFF = 33pF
46301 G04
Dual Phase Single Output
25% (9A) Transient Response
at 1.2V Output
VOUT
20mV/DIV
AC-COUPLED
PK-PK: 66mV
LOAD STEP
4A/DIV
VOUT
20mV/DIV
AC-COUPLED
PK-PK: 83mV
LOAD STEP
4A/DIV
46301 G07
50µs/DIV
12VIN, 1.2VOUT, 450kHz
9A LOAD STEP, 10A/µs LOAD SLEW RATE
COUT = 10 • 100µF 6.3V CERAMIC,
CTH = 2200pF, RTH = 3.75k, CFF = 33pF
6
Dual Phase Single Output
25% (9A) Transient Response
at 1.5V Output
Dual Phase Single Output
25% (9A) Transient Response
at 1.8V Output
VOUT
20mV/DIV
AC-COUPLED
PK-PK: 93mV
LOAD STEP
4A/DIV
46301 G08
50µs/DIV
12VIN, 1.5VOUT, 450kHz
9A LOAD STEP, 10A/µs LOAD SLEW RATE
COUT = 8 • 100µF 6.3V CERAMIC,
CTH = 2200pF, RTH = 4.02k, CFF = 33pF
46301 G09
50µs/DIV
12VIN, 1.8VOUT, 450kHz
9A LOAD STEP, 10A/µs LOAD SLEW RATE
COUT = 7 • 100µF 6.3V CERAMIC,
CTH = 2200pF, RTH = 4.02k, CFF = 33pF
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
TYPICAL PERFORMANCE CHARACTERISTICS
Single Phase Start-Up with No load
VSW
10V/DIV
Single Phase Start-Up with 18A
VSW
10V/DIV
VOUT
0.5V/DIV
VOUT
0.5V/DIV
LIN
1A/DIV
LIN
0.2A/DIV
4630 G10
20ms/DIV
12VIN, 1.2VOUT, 450kHz
COUT = 1 • 470µF 4V POSCAP + 1 • 100µF
6.3V CERAMIC, CSS = 0.1µF
46301 G11
20ms/DIV
12VIN, 1.2VOUT, 450kHz
COUT = 1 • 470µF 4V POSCAP + 1 • 100µF
6.3V CERAMIC, CSS = 0.1µF
Single Phase Short-Circuit
Protection with No load
Single Phase Short-Circuit
Protection with 18A
VSW
10V/DIV
VSW
10V/DIV
VOUT
0.5V/DIV
LIN
1A/DIV
VOUT
0.5V/DIV
LIN
1A/DIV
4630 G12
50µs/DIV
12VIN, 1.2VOUT, 450kHz
COUT = 1 • 470µF 4V POSCAP + 1 • 100µF
6.3V CERAMIC
46301 G13
50µs/DIV
12VIN, 1.2VOUT, 450kHz
COUT = 1 • 470µF 4V POSCAP + 1 • 100µF
6.3V CERAMIC
46301fa
For more information www.linear.com/LTM4630-1
7
LTM4630-1
PIN FUNCTIONS
(Recommended to Use Test Points to Monitor Signal Pin Connections.)
PACKAGE ROW AND COLUMN LABELING MAY VARY
AMONG µModule PRODUCTS. REVIEW EACH PACKAGE
LAYOUT CAREFULLY.
VOUT1 (A1-A5, B1-B5, C1-C4): Power Output Pins. Apply
output load between these pins and GND pins. Recommend
placing output decoupling capacitance directly between
these pins and GND pins. Review Table 4.
GND (A6-A7, B6-B7, D1-D4, D9-D12, E1-E4, E10-E12,
F1-F3, F10-F12, G1, G3, G10, G12, H1-H7, H9-H12, J1,
J5, J8, J12, K1, K5-K8, K12, L1, L12, M1 , M12): Power
Ground Pins for Both Input and Output Returns.
VOUT2 (A8-A12, B8-B12, C9-C12): Power Output Pins.
Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly
between these pins and GND pins. Review Table 4.
VOUTS1, VOUTS2 (C5, C8): This pin is connected to the top
of the internal top feedback resistor for each output. The
pin can be directly connected to its specific output, or
connected to DIFFOUT when the remote sense amplifier
is used. In paralleling modules, one of the VOUTS pins is
connected to the DIFFOUT pin in remote sensing or directly
to VOUT with no remote sensing. It is very important to
connect these pins to either the DIFFOUT or VOUT since
this is the feedback path, and cannot be left open. See the
Applications Information section.
fSET (C6): Frequency Set Pin. A 10µA current is sourced
from this pin. A resistor from this pin to ground sets a
voltage that in turn programs the operating frequency.
Alternatively, this pin can be driven with a DC voltage
that can set the operating frequency. See the Applications
Information section.
SGND (C7, D6, G6-G7, F6-F7): Signal Ground Pin. Return
ground path for all analog and low power circuitry. Tie a
single connection to the output capacitor GND in the application. See layout guidelines in Figure 14.
8
VFB1, VFB2 (D5, D7): The Negative Input of the Error Amplifier for Each Channel. Internally, this pin is connected
to VOUTS1 or VOUTS2 with a 60.4kΩ precision resistor.
Different output voltages can be programmed with an additional resistor between VFB and GND pins. In PolyPhase®
operation, tying the VFB pins together allows for parallel
operation. See the Applications Information section for
details. Do not drive this pin.
TRACK1, TRACK2 (E5, D8): Output Voltage Tracking Pin
and Soft-Start Inputs. Each channel has a 1.3µA pull-up
current source. When one channel is configured to be
master of the two channels, then a capacitor from this pin
to ground will set a soft-start ramp rate. The remaining
channel can be set up as the slave, and have the master’s
output applied through a voltage divider to the slave output’s track pin. This voltage divider is equal to the slave
output’s feedback divider for coincidental tracking. See
the Applications Information section.
COMP1, COMP2 (E6, E7): Current control threshold and
error amplifier compensation point for each channel. The
current comparator threshold increases with this control
voltage. COMP pin internal has 10pF filter cap to SGND.
An external RC filter circuit is required for control loop
compensation. See Applications Information section. Tie
the COMP pins together for parallel operation. Do not
drive this pin.
DIFFP (E8): Positive input of the remote sense amplifier.
This pin is connected to the remote sense point of the
output voltage. See the Applications Information section.
DIFFN (E9): Negative input of the remote sense amplifier.
This pin is connected to the remote sense point of the
output GND. See the Applications Information section.
MODE_PLLIN (F4): Force Continuous Mode, Burst Mode
Operation, or Pulse-Skipping Mode Selection Pin and
External Synchronization Input to Phase Detector Pin.
Connect this pin to SGND to force both channels into
force continuous mode of operation. Connect to INTVCC
to enable pulse-skipping mode of operation. Leaving the
pin floating will enable Burst Mode operation. A clock on
the pin will force both channels into continuous mode of
operation and synchronized to the external clock applied
to this pin.
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
PIN FUNCTIONS
(Recommended to Use Test Points to Monitor Signal Pin Connections.)
RUN1, RUN2 (F5, F9): Run Control Pin. A voltage above
1.25V will turn on each channel in the module. A voltage
below 1.25V on the RUN pin will turn off the related channel. Each RUN pin has a 1µA pull-up current, once the
RUN pin reaches 1.2V an additional 4.5µA pull-up current
is added to this pin.
DIFFOUT (F8): Internal Remote Sense Amplifier Output.
Connect this pin to VOUTS1 or VOUTS2 depending on which
output is using remote sense. In parallel operation connect one of the VOUTS pin to DIFFOUT for remote sensing.
SW1, SW2 (G2, G11): Switching node of each channel
that is used for testing purposes. Also an R-C snubber
network can be applied to reduce or eliminate switch node
ringing, or otherwise leave floating. See the Applications
Information section.
PHASMD (G4): Connect this pin to SGND, INTVCC, or floating this pin to select the phase of CLKOUT to 60 degrees,
120 degrees, and 90 degrees respectively.
CLKOUT (G5): Clock output with phase control using the
PHASMD pin to enable multiphase operation between
devices. See the Applications Information section.
INTVCC (H8): Internal 5V Regulator Output. The control
circuits and internal gate drivers are powered from this
voltage. Decouple this pin to PGND with a 4.7µF low ESR
tantalum or ceramic. INTVCC is activated when either RUN1
or RUN2 is activated.
TEMP (J6): Onboard General Purpose Temperature Diode
for Monitoring the VBE Junction Voltage Change with
Temperature. See the Applications Information section.
EXTVCC (J7): External power input that is enabled through
a switch to INTVCC whenever EXTVCC is greater than 4.7V.
Do not exceed 6V on this input, and connect this pin to
VIN when operating VIN on 5V. An efficiency increase will
occur that is a function of the (VIN – INTVCC) multiplied by
power MOSFET driver current. Typical current requirement
is 30mA. VIN must be applied before EXTVCC , and EXTVCC
must be removed before VIN.
VIN (M2-M11, L2-L11, J2-J4, J9-J11, K2-K4, K9-K11):
Power Input Pins. Apply input voltage between these pins
and GND pins. Recommend placing input decoupling
capacitance directly between VIN pins and GND pins.
PGOOD1, PGOOD2 (G9, G8): Output Voltage Power
Good Indicator. Open drain logic output that is pulled to
ground when the output voltage is not within ±10% of
the regulation point.
46301fa
For more information www.linear.com/LTM4630-1
9
LTM4630-1
SIMPLIFIED BLOCK DIAGRAM
PGOOD1
TRACK1
SS CAP
VIN
= 100µA VIN
RT
OR TEMP
MONITORS
RT
VIN
4.5V TO 15V
VIN
CIN1
22µF
25V
0.1µF
GND
TEMP
MTOP1
SW1
CLKOUT
0.33µH
RUN1
MODE_PLLIN
VOUT1
1.5V
18A
VOUT1
0.22µF
MBOT1
PHASEMD
CIN2
22µF
25V
+
GND
COUT1
VOUTS1
COMP1
RTH1
CTH1
60.4k
VFB1
10pF
SGND
RFB1
40.2k
POWER
CONTROL
PGOOD2
TRACK2
SS CAP
VIN
INTVCC
CIN3
22µF
25V
0.1µF
4.7µF
GND
EXTVCC
MTOP2
SW2
0.33µH
RUN2
CIN4
22µF
25V
VOUT2
0.22µF
MBOT2
GND
+
VOUT2
1.2V
18A
COUT2
VOUTS2
60.4k
COMP2
+ –
VFB2
RFB2
60.4k
10pF
RTH2
CTH2
fSET
RFSET
SGND
INTERNAL
FILTER
DIFFOUT
DIFFN
DIFFP
46301 BD
Figure 1. Simplified LTM4630-1 Block Diagram
DECOUPLING REQUIREMENTS
TA = 25°C. Use Figure 1 configuration.
SYMBOL
PARAMETER
CONDITIONS
CIN1, CIN2
CIN3, CIN4
External Input Capacitor Requirement
(VIN1 = 4.5V to 15V, VOUT1 = 1.5V)
(VIN2 = 4.5V to 15V, VOUT2 = 1.2V)
IOUT1 = 18A
IOUT2 = 18A
44
44
µF
µF
COUT1
COUT2
External Output Capacitor Requirement
(VIN1 = 4.5V to 15V, VOUT1 = 1.5V)
(VIN2 = 4.5V to 15V, VOUT2 = 1.2V)
IOUT1 = 18A
IOUT2 = 18A
400
400
µF
µF
10
MIN
TYP
MAX
UNITS
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
OPERATION
Power Module Description
The LTM4630-1 is a dual-output standalone nonisolated
switching mode DC/DC power supply with ±0.8% total DC
output error over line, load and temperature variation. It
can provide two 18A outputs or single 36A output with
few external input and output capacitors and setup components. This module provides precisely regulated output
voltages programmable via external resistors from 0.6VDC
to 1.8VDC over 4.5V to 15V input voltages. The typical
application schematic is shown in Figure 25.
The LTM4630-1 has dual integrated constant-frequency
current mode regulators and built-in power MOSFET
devices with fast switching speed. The typical switching
frequency is 500kHz. For switching-noise sensitive applications, it can be externally synchronized from 400kHz
to 780kHz. A resistor can be used to program a free run
frequency on the FSET pin. See the Applications Information section.
With current mode control, multi LTM4630-1s can be easily
paralleled to provide up to 144A current with guaranteed
perfect current sharing. Also, with current mode control,
the LTM4630-1 module is able to achieve sufficient stability
margins and a very fast ±3% output transient response
with a minimum number of output capacitors, even with
all ceramic output capacitors.
This makes LTM4630-1 the best candidate when powering
FPGAs, ASICs and processors in terms of DC accuracy,
AC transient response, high output current and accuracy
current sharing. See Applications Information section.
Current mode control provides cycle-by-cycle fast current
limit and foldback current limit in an overcurrent condition.
Internal overvoltage and undervoltage comparators pull
the open-drain PGOOD outputs low if the output feedback
voltage exits a ±10% window around the regulation point.
As the output voltage exceeds 10% above regulation, the
bottom MOSFET will turn on to clamp the output voltage.
The top MOSFET will be turned off. This overvoltage protect
is feedback voltage referred.
Pulling the RUN pins below 1.1V forces the regulators into
a shutdown state, by turning off both MOSFETs. The TRACK
pins are used for programming the output voltage ramp and
voltage tracking during start-up or used for soft-starting
the regulator. See the Applications Information section.
The LTM4630-1 has a built-in 10pF high frequency filter
cap from COMP to SGND for each output. An external RC
filtering circuit is required to achieve fast Type II control
loop compensation. Table 4 provides a guide line for input,
output capacitances and RC comp values for several operating conditions. The Linear Technology µModule Power
Design Tool (LTpowerCAD™) will be provided for transient
and stability analysis. The VFB pin is used to program the
output voltage with a single external resistor to ground.
A differential remote sense amplifier is available for sensing the output voltage accurately on one of the outputs at
the load point, or in parallel operation sensing the output
voltage at the load point.
High efficiency at light loads can be accomplished with
selectable Burst Mode operation or pulse-skipping
operation using the MODE_PLLIN pin. These light load
features will accommodate battery operation. Efficiency
graphs are provided for light load operation in the Typical
Performance Characteristics section. See the Applications
Information section for details.
A general purpose temperature diode is included inside
the module to monitor the temperature of the module. See
the Applications Information section for details.
The switch pins are available for functional operation
monitoring and a resistor-capacitor snubber circuit can
be careful placed on the switch pin to ground to dampen
any high frequency ringing on the transition edges. See
the Applications Information section for details.
46301fa
For more information www.linear.com/LTM4630-1
11
LTM4630-1
APPLICATIONS INFORMATION
OUTPUT TOTAL DC ACCURACY AND AC TRANSIENT
PERFORMANCE
In modern ASIC and FPGA power supply designs, a tight
total voltage regulation window, ±3% for example, is required of the supply powering the core and periphery. To
meet this requirement, the supply’s DC voltage variance
plus any AC voltage variation which may occur during any
load step transient must fall within this allowed window.
The DC voltage variance is determined by the accuracies
of the supply’s reference voltage, resistor divider, load
regulation and line regulation over the operating temperature range. The AC voltage variance is determined by the
supply’s output voltage overshoot and undershoots in
response to a load transient condition for a given output
capacitor network.
Figure 2 shows a typical load step transient response
waveform together with DC voltage accuracy variance. For
a given allowable voltage regulation window, a tighter DC
voltage accuracy allows more margin for the AC variation
due to a load transient response. This increased margin
for AC variation allows for a reduction in the total output
capacitance required to meet the regulation window requirement. This allows for a reduced total solution cost
and footprint area.
LOAD STEP
For example, in an FPGA core voltage application, for a 12V
input, 0.9V output at 72A design, a total overall ±3% total
voltage regulation window is required in responding to a
25% load step transient. Figure 3 illustrates the benefit of
overall output capacitor reduction versus improved total
DC accuracy by using 100µF ceramic output capacitors.
5000
REQUIRED OUTPUT CAPACITANCE (µF)
The typical LTM4630-1 application circuit is shown in
Figure 25. External component selection is primarily
determined by the maximum load current and output
voltage. Refer to Table 4 for specific external capacitor
requirements to achieve ±3% transient response for a
25% or a 50% load step application.
4700
4500
4000
3500
3200
3000
2500
2600
2200
2000
1500
1000
500
0
0.8
1.2
1.5
TOTAL DC ACCURACY (%)
2.0
46301 F03
Figure 3.Overall Output Capacitor vs Total DC
Accuracy
VIN to VOUT Step-Down Ratios
There are restrictions in the maximum VIN and VOUT stepdown ratio that can be achieved for a given input voltage.
Each output of the LTM4630-1 is capable of 98% duty
cycle, but the VIN to VOUT minimum dropout is still shown
as a function of its load current and will limit output current capability related to high duty cycle on the top side
switch. Minimum on-time tON(MIN) is another consideration
in operating at a specified duty cycle while operating at
a certain frequency due to the fact that tON(MIN) < D/fSW,
where D is duty cycle and fSW is the switching frequency.
tON(MIN) is specified in the electrical parameters as 90ns.
Output Voltage Programming
AC OVERSHOOT
ALLOWABLE
REGULATION
WINDOW
DC ACCURACY
AC UNDERSHOOT
46301 F02
Figure 2. Typical Load Step Transient Response with
DC Voltage Accuracy Variance
12
The PWM controller has an internal 0.6V reference voltage.
As shown in the Block Diagram, a 60.4kΩ internal feedback
resistor connects between the VOUTS1 to VFB1 and VOUTS2
to VFB2. It is very important that these pins be connected
to their respective outputs for proper feedback regulation.
Overvoltage can occur if these VOUTS1 and VOUTS2 pins are
left floating when used as individual regulators, or at least
one of them is used in paralleled regulators. The output
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
voltage will default to 0.6V with no feedback resistor on
either VFB1 or VFB2. Adding a resistor RFB from VFB pin to
GND programs the output voltage:
VOUT
2.5k
COMP1 LTM4630-1
VOUT1
COMP2
VOUT2
6800pF
60.4k
60.4k + RFB
= 0.6V •
RFB
VOUTS1
VOUTS2
VFB1
TRACK1
Table 1. VFB Resistor Table vs Various Output Voltages
0.6V
1.0V
1.2V
1.5V
1.8V
RFB
Open
90.9k
60.4k
40.2k
30.2k
For parallel operation of multiple channels the same
feedback setting resistor can be used for the parallel design. This is done by connecting the VOUTS1 to the output
as shown in Figure 4, thus tying one of the internal 60.4k
resistors to the output. All of the VFB pins tie together with
one programming resistor as shown in Figure 4.
VFB2
In parallel operation, the VFB pins have an IFB current of 20nA
maximum each channel. To reduce output voltage error due
to this current, an additional VOUTS pin can be tied to VOUT,
and an additional RFB resistor can be used to lower the total
Thevenin equivalent resistance seen by this current. For
example in Figure 4, the total Thevenin equivalent resistance
of the VFB pin is (60.4k//RFB), which is 30.2k where RFB is
equal to 60.4k for a 1.2V output. Four phases connected
in parallel equates to a worse case feedback current of
4 • IFB = 80nA maximum. The voltage error is 80nA • 30.2k
= 2.4mV. If VOUTS2 is connected, as shown in Figure 4, to
VOUT, and another 60.4k resistor is connected from VFB2 to
ground, then the voltage error is reduced to 1.2mV. If the
voltage error is acceptable then no additional connections
are necessary. The onboard 60.4k resistor is 0.5% accurate
and the VFB resistor can be chosen by the user to be as
accurate as needed. All COMP pins are tied together for
current sharing between the phases. The TRACK/SS pins
can be tied together and a single soft-start capacitor can
be used to soft-start the regulator. The soft-start equation
will need to have the soft-start current parameter increased
by the number of paralleled channels. See Output Voltage
Tracking section.
COMP1 LTM4630-1
VOUT1
COMP2
VOUT2
60.4k
VOUTS1
VOUTS2
VFB1
TRACK1
0.1µF
TRACK2
OPTIONAL CONNECTION
60.4k
TRACK2
VOUT
4 PARALLELED OUTPUTS
FOR 1.2V AT 70A
OPTIONAL
RFB
60.4k
USE TO LOWER
TOTAL EQUIVALENT
RESISTANCE TO LOWER
IFB VOLTAGE ERROR
60.4k
VFB2
4630 F04
RFB
60.4k
Figure 4. 4-Phase Parallel Configurations
Input Capacitors
The LTM4630-1 module should be connected to a low acimpedance DC source. For the regulator input four 22µF
input ceramic capacitors are used for RMS ripple current.
A 47µF to 100µF surface mount aluminum electrolytic bulk
capacitor can be used for more input bulk capacitance.
This bulk input capacitor is only needed if the input source
impedance is compromised by long inductive leads, traces
or not enough source capacitance. If low impedance power
planes are used, then this bulk capacitor is not needed.
For a buck converter, the switching duty-cycle can be
estimated as:
D=
VOUT
VIN
46301fa
For more information www.linear.com/LTM4630-1
13
LTM4630-1
APPLICATIONS INFORMATION
Without considering the inductor current ripple, for each
output, the RMS current of the input capacitor can be
estimated as:
ICIN(RMS) =
IOUT(MAX)
• D • (1− D)
η%
In the above equation, η% is the estimated efficiency of
the power module. The bulk capacitor can be a switcherrated electrolytic aluminum capacitor, Polymer capacitor.
Output Capacitors
The LTM4630-1 is designed for low output voltage ripple
noise and good transient response. The bulk output
capacitors defined as COUT are chosen with low enough
effective series resistance (ESR) to meet the output voltage ripple and transient requirements. COUT can be a low
ESR tantalum capacitor, the low ESR polymer capacitor or
ceramic capacitor. The typical output capacitance range for
each output is from 200µF to 470µF per output channel.
Additional output filtering may be required by the system
designer, if further reduction of output ripples or dynamic
transient spikes is required. Table 4 shows a matrix of different output voltages and output capacitors to minimize
the voltage droop and overshoot to achieve ±3% transient
accuracy during a 25% load step. In multi LTM4630-1
paralleling applications, Table 4 RC compensation value is
still valid in terms of having one set of RC filters on each
of the paralleling modules while connecting all the COMP,
FB and VOUT pins together. See Figure 28 and Multiphase
Operation section. The table optimizes total equivalent
ESR and total bulk capacitance to optimize the transient
performance. Stability criteria are considered in the Table 4
matrix, and the Linear Technology µModule Power Design
Tool will be provided for stability analysis. Multiphase
operation will reduce effective output ripple as a function
of the number of phases. Application Note 77 discusses
this noise reduction versus output ripple current cancellation, but the output capacitance should be considered
carefully as a function of stability and transient response.
The Linear Technology µModule Power Design Tool can
calculate the output ripple reduction as the number of
implemented phases increases by N times. A small value
14
10Ω to 50Ω resistor can be place in series from VOUT to
the VOUTS pin to allow for a bode plot analyzer to inject
a signal into the control loop and validate the regulator
stability. The same resistor could be place in series from
VOUT to DIFFP and a bode plot analyzer could inject a signal
into the control loop and validate the regulator stability.
Burst Mode Operation
The LTM4630-1 is capable of Burst Mode operation on
each regulator in which the power MOSFETs operate
intermittently based on load demand, thus saving quiescent
current. For applications where maximizing the efficiency
at very light loads is a high priority, Burst Mode operation
should be applied. Burst Mode operation is enabled with
the MODE_PLLIN pin floating. During this operation, the
peak current of the inductor is set to approximately one
third of the maximum peak current value in normal operation even though the voltage at the COMP pin indicates
a lower value. The voltage at the COMP pin drops when
the inductor’s average current is greater than the load
requirement. As the COMP voltage drops below 0.5V, the
BURST comparator trips, causing the internal sleep line
to go high and turn off both power MOSFETs.
In sleep mode, the internal circuitry is partially turned off,
reducing the quiescent current to about 450µA for each
output. The load current is now being supplied from the
output capacitors. When the output voltage drops, causing COMP to rise above 0.5V, the internal sleep line goes
low, and the LTM4630-1 resumes normal operation. The
next oscillator cycle will turn on the top power MOSFET
and the switching cycle repeats. Either regulator can be
configured for Burst Mode operation.
Pulse-Skipping Mode Operation
In applications where low output ripple and high efficiency
at intermediate currents are desired, pulse-skipping
mode should be used. Pulse-skipping operation allows
the LTM4630-1 to skip cycles at low output loads, thus
increasing efficiency by reducing switching loss. Tying
the MODE_PLLIN pin to INTVCC enables pulse-skipping
operation. At light loads the internal current comparator
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
Multiphase Operation
may remain tripped for several cycles and force the top
MOSFET to stay off for several cycles, thus skipping cycles.
The inductor current does not reverse in this mode. This
mode will maintain higher effective frequencies thus lower
output ripple and lower noise than Burst Mode operation.
Either regulator can be configured for pulse-skipping mode.
For output loads that demand more than 18A of current, two
outputs in LTM4630-1 or even multiple LTM4630-1s can be
paralleled to run out of phase to provide more output current
without increasing input and output voltage ripples. The
MODE_PLLIN pin allows the LTM4630-1 to synchronize
to an external clock (between 400kHz and 780kHz) and the
internal phase-locked-loop allows the LTM4630-1 to lock
onto incoming clock phase as well. The CLKOUT signal
can be connected to the MODE_PLLIN pin of the following
stage to line up both the frequency and the phase of the
entire system. Tying the PHASMD pin to INTVCC, SGND, or
(floating) generates a phase difference (between
MODE_PLLIN and CLKOUT) of 120 degrees, 60 degrees,
or 90 degrees respectively. A total of 12 phases can be
cascaded to run simultaneously with respect to each other
by programming the PHASMD pin of each LTM4630-1
channel to different levels. Figure 5 shows a 2-phase
design, 4-phase design and a 6-phase design example
for clock phasing with the PHASMD table.
Forced Continuous Operation
In applications where fixed frequency operation is more
critical than low current efficiency, and where the lowest
output ripple is desired, forced continuous operation should
be used. Forced continuous operation can be enabled by
tying the MODE_PLLIN pin to GND. In this mode, inductor current is allowed to reverse during low output loads,
the COMP voltage is in control of the current comparator
threshold throughout, and the top MOSFET always turns on
with each oscillator pulse. During start-up, forced continuous mode is disabled and inductor current is prevented
from reversing until the LTM4630-1’s output voltage is
in regulation. Either regulator can be configured for force
continuous mode.
2-PHASE DESIGN
PHASMD
FLOAT
CLKOUT
0 PHASE
MODE_PLLIN
VOUT1
VOUT2
SGND
FLOAT
INTVCC
CONTROLLER1
0
0
0
CONTROLLER2
180
180
240
CLKOUT
60
90
120
180 PHASE
PHASMD
4-PHASE DESIGN
90 DEGREE
CLKOUT
0 PHASE
FLOAT
CLKOUT
MODE_PLLIN
VOUT1
VOUT2
180 PHASE
90 PHASE
FLOAT
PHASMD
MODE_PLLIN
VOUT1
VOUT2
270 PHASE
PHASMD
6-PHASE DESIGN
60 DEGREE
60 DEGREE
CLKOUT
0 PHASE
SGND
CLKOUT
MODE_PLLIN
VOUT1
PHASMD
VOUT2
180 PHASE
60 PHASE
SGND
CLKOUT
MODE_PLLIN
VOUT1
VOUT2
240 PHASE
PHASMD
120 PHASE
FLOAT
MODE_PLLIN
VOUT1
VOUT2
300 PHASE
PHASMD
46301 F05
Figure 5. Examples of 2-Phase, 4-Phase, and 6-Phase Operation with PHASMD Table
46301fa
For more information www.linear.com/LTM4630-1
15
LTM4630-1
APPLICATIONS INFORMATION
A multiphase power supply significantly reduces the
amount of ripple current in both the input and output capacitors. The RMS input ripple current is reduced by, and
the effective ripple frequency is multiplied by, the number
of phases used (assuming that the input voltage is greater
than the number of phases used times the output voltage).
The output ripple amplitude is also reduced by the number
of phases used when all of the outputs are tied together
to achieve a single high output current design.
In multi LTM4630-1s parallel applications, CTH and RTH
values in Table 4 are still valid to achieve a ±3% transient
response in a 25% load step. Connect one set of RC (RTH and
CTH) network to the COMP pin of each paralleling module
like a dual phase single output setup. Then connect the
COMP pins, FB pins, TRACK/SS pin and VOUT pins from
different modules together. See Figure 28 for an example
of parallel operation. LTpowerCAD Power Design Tool can
also be used to optimize loop compensation and transient
performance if only one set of RC (RTH and CTH) network
is to be added to the common COMP pins.
The LTM4630-1 device is an inherently current mode
controlled device, so parallel modules will have very
good current sharing. This will balance the thermals on
the design.
Input RMS Ripple Current Cancellation
Application Note 77 provides a detailed explanation of
multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a
graph is displayed representing the RMS ripple current
reduction as a function of the number of interleaved phases.
Figure 6 shows this graph.
0.60
1-PHASE
2-PHASE
3-PHASE
4-PHASE
6-PHASE
0.55
0.50
RMS INPUT RIPPLE CURRENT
DC LOAD CURRENT
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
0.1 0.15
0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9
DUTY FACTOR (VOUT/VIN)
46301 F06
Figure 6. Input RMS Current Ratios to DC Load Current as a Function of Duty Cycle
16
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
Frequency Selection and Phase-Lock Loop
(MODE_PLLIN and fSET Pins)
The LTM4630-1 device is operated over a range of frequencies to improve power conversion efficiency. It is recommended to operate the module at 500kHz over the output
range for the best efficiency and inductor current ripple.
The LTM4630-1 switching frequency can be set with an
external resistor from the fSET pin to SGND. An accurate
10µA current source into the resistor will set a voltage
that programs the frequency or a DC voltage can be
applied. Figure 7 shows a graph of frequency setting
verses programming voltage. An external clock can be
applied to the MODE_PLLIN pin from 0V to INTVCC over
a frequency range of 400kHz to 780kHz. The clock input
high threshold is 1.6V and the clock input low threshold
is 1V. The LTM4630-1 has the PLL loop filter components
on board. The frequency setting resistor should always
be present to set the initial switching frequency before
locking to an external clock. Both regulators will operate
in continuous mode while being externally clock.
The output of the PLL phase detector has a pair of complementary current sources that charge and discharge the
internal filter network. When the external clock is applied
then the fSET frequency resistor is disconnected with
an internal switch, and the current sources control the
frequency adjustment to lock to the incoming external
clock. When no external clock is applied, then the internal
switch is on, thus connecting the external fSET frequency
set resistor for free run operation.
Minimum On-Time
Minimum on-time tON is the smallest time duration that the
LTM4630-1 is capable of turning on the top MOSFET on
either channel. It is determined by internal timing delays,
and the gate charge required turning on the top MOSFET.
Low duty cycle applications may approach this minimum
on-time limit and care should be taken to ensure that:
VOUT
> tON(MIN)
VIN •FREQ
If the duty cycle falls below what can be accommodated
by the minimum on-time, the controller will begin to skip
cycles. The output voltage will continue to be regulated,
but the output ripple and current will increase. The on-time
can be increased by lowering the switching frequency. A
good rule of thumb is to keep on-time longer than 110ns.
Output Voltage Tracking
900
800
FREQUENCY (kHz)
700
600
500
400
300
200
100
0
0
0.5
1
1.5
fSET PIN VOLTAGE (V)
2
2.5
46301 F07
Figure 7. Operating Frequency vs fSET Pin Voltage
Output voltage tracking can be programmed externally
using the TRACK pins. The output can be tracked up
and down with another regulator. The master regulator’s
output is divided down with an external resistor divider
that is the same as the slave regulator’s feedback divider
to implement coincident tracking. The LTM4630-1 uses
an accurate 60.4k resistor internally for the top feedback
resistor for each channel. Figure 8 shows an example of
coincident tracking. Equations:
 60.4k 
 •V
SLAVE =  1+
TRACK
RTA 

VTRACK is the track ramp applied to the slave’s track pin.
VTRACK has a control range of 0V to 0.6V, or the internal
reference voltage. When the master’s output is divided
46301fa
For more information www.linear.com/LTM4630-1
17
LTM4630-1
APPLICATIONS INFORMATION
down with the same resistor values used to set the slave’s
output, then the slave will coincident track with the master
until it reaches its final value. The master will continue to
its final value from the slave’s regulation point. Voltage
tracking is disabled when VTRACK is more than 0.6V. RTA
in Figure 8 will be equal to the RFB for coincident tracking.
Figure 9 shows the coincident tracking waveforms.
The TRACK pin of the master can be controlled by a
capacitor placed on the master regulator TRACK pin to
ground. A 1.3µA current source will charge the TRACK
pin up to the reference voltage and then proceed up
to INTVCC. After the 0.6V ramp, the TRACK pin will no
longer be in control, and the internal voltage reference
will control output regulation from the feedback divider.
Foldback current limit is disabled during this sequence
of turn-on during tracking or soft-starting. The TRACK
pins are pulled low when the RUN pin is below 1.2V. The
total soft-start time can be calculated as:
 C 
tSOFT-START =  SS  • 0.6
 1.3µA 
Regardless of the mode selected by the MODE_PLLIN pin,
the regulator channels will always start in pulse-skipping
mode up to TRACK = 0.5V. Between TRACK = 0.5V and
0.54V, it will operate in forced continuous mode and revert
to the selected mode once TRACK > 0.54V. In order to
track with another channel once in steady state operation,
the LTM4630-1 is forced into continuous mode operation
as soon as VFB is below 0.54V regardless of the setting
on the MODE_PLLIN pin.
Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master’s
TRACK pin. As mentioned above, the TRACK pin has a
control range from 0 to 0.6V. The master’s TRACK pin
18
slew rate is directly equal to the master’s output slew rate
in Volts/Time. The equation:
MR
• 60.4k = RTB
SR
where MR is the master’s output slew rate and SR is the
slave’s output slew rate in Volts/Time. When coincident
tracking is desired, then MR and SR are equal, thus RTB
is equal the 60.4k. RTA is derived from equation:
RTA =
0.6V
V
V
VFB
+ FB − TRACK
60.4k RFB
RTB
where VFB is the feedback voltage reference of the regulator, and VTRACK is 0.6V. Since RTB is equal to the 60.4k
top feedback resistor of the slave regulator in equal slew
rate or coincident tracking, then RTA is equal to RFB with
VFB = VTRACK. Therefore RTB = 60.4k, and RTA = 60.4k in
Figure 8.
In ratiometric tracking, a different slew rate maybe desired
for the slave regulator. RTB can be solved for when SR
is slower than MR. Make sure that the slave supply slew
rate is chosen to be fast enough so that the slave output
voltage will reach it final value before the master output.
For example, MR = 1.5V/1ms, and SR = 1.2V/1ms. Then
RTB = 76.8k. Solve for RTA to equal to 49.9k.
Each of the TRACK pins will have the 1.3µA current source
on when a resistive divider is used to implement tracking
on that specific channel. This will impose an offset on the
TRACK pin input. Smaller values resistors with the same
ratios as the resistor values calculated from the above
equation can be used. For example, where the 60.4k is
used then a 6.04k can be used to reduce the TRACK pin
offset to a negligible value.
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
INTVCC
C10
4.7µF
R2
10k
PGOOD
MODE_PLLIN CLKOUT INTVCC EXTVCC PGOOD1
4V TO 15V INTERMEDIATE BUS
C4
22µF
25V
C3
22µF
25V
C2
22µF
25V
C1
22µF
25V
VOUT1
VIN
R6
100k
TEMP
VOUTS1
SW1
RUN1
RUN2
CSS
0.1µF
RTA
60.4k
VFB2
LTM4630-1
TRACK2
RTB
60.4k
RFB
60.4k
COMP1
f SET
COMP2
40.2k
2200pF
1.5V
PHASMD
VOUTS2
VOUT2
R4
121k
PGOOD2
GND
DIFFP
DIFFN DIFFOUT
40.2k
40.2k
2200pF
SLAVE
SW2 PGOOD
SGND
1.5V
18A
VFB1
TRACK1
MASTER
C8
470µF
6.3V
C6
100µF
6.3V
C5
100µF
6.3V
C7
470µF
6.3V
12V
18A
INTVCC
R9
10k
RAMP TIME
tSOFTSTART = (CSS /1.3µA) • 0.6
46301 F08
Figure 8. Example of Output Tracking Application Circuit
OUTPUT VOLTAGE
MASTER OUTPUT
SLAVE OUTPUT
TIME
4630 F09
Figure 9. Output Coincident Tracking Waveform
46301fa
For more information www.linear.com/LTM4630-1
19
LTM4630-1
APPLICATIONS INFORMATION
Power Good
The PGOOD pins are open drain pins that can be used to
monitor valid output voltage regulation. This pin monitors
a 10% window around the regulation point. A resistor can
be pulled up to a particular supply voltage no greater than
6V maximum for monitoring.
Stability Compensation
The LTM4630-1 has a built-in 10pF high frequency filter
capacitor from COMP to SGND on each output channel. An external RC filtering circuit is required to add
from COMP to SGND to achieve fast Type II control loop
compensation. Table 4 is provided for most application
requirements. The Linear Technology µModule Power
Design Tool (LTpowerCAD) will be provided for other
control loop optimization.
Run Enable
The RUN pins have an enable threshold of 1.4V maximum,
typically 1.25V with 150mV of hysteresis. They control the
turn on each of the channels and INTVCC. These pins can
be pulled up to VIN for 5V operation, or a 5V Zener diode
can be placed on the pins and a 10k to 100k resistor can
be placed up to higher than 5V input for enabling the
channels. There is 1µA pull-up current for each RUN pin.
The LTM4630-1 will turn on with RUN floating. Please
note RUN has a 6V Abs Max voltage rating. The RUN
pins can also be used for output voltage sequencing.
In parallel operation the RUN pins can be tie together and
controlled from a single control. See the Typical Application circuits in Figure 25.
INTVCC and EXTVCC
The LTM4630-1 module has an internal 5V low dropout
regulator that is derived from the input voltage. This regulator is used to power the control circuitry and the power
MOSFET drivers. This regulator can source up to 70mA,
and typically uses ~30mA for powering the device at the
maximum frequency. This internal 5V supply is enabled
by either RUN1 or RUN2.
20
EXTVCC allows an external 5V supply to power the
LTM4630-1 and reduce power dissipation from the internal
low dropout 5V regulator. The power loss savings can be
calculated by:
(VIN – 5V) • 30mA = PLOSS
EXTVCC has a threshold of 4.7V for activation, and a
maximum rating of 6V. When using a 5V input, connect
this 5V input to EXTVCC also to maintain a 5V gate drive
level. EXTVCC must sequence on after VIN, and EXTVCC
must sequence off before VIN.
Differential Remote Sense Amplifier
An accurate differential remote sense amplifier is provided
to sense low output voltages accurately at the remote
load points. This is especially true for high current loads.
The amplifier can be used on one of the two channels, or
on a single parallel output. It is very important that the
DIFFP and DIFFN are connected properly at the output,
and DIFFOUT is connected to either VOUTS1 or VOUTS2.
In parallel operation, the DIFFP and DIFFN are connected
properly at the output, and DIFFOUT is connected to
one of the VOUTS pins. Review the parallel schematics in
Figure 26 and review Figure 4.
SW Pins
The SW pins are generally for testing purposes by monitoring these pins. These pins can also be used to dampen
out switch node ringing caused by LC parasitic in the
switched current paths. Usually a series R-C combination is used called a snubber circuit. The resistor will
dampen the resonance and the capacitor is chosen to
only affect the high frequency ringing across the resistor.
If the stray inductance or capacitance can be measured or
approximated then a somewhat analytical technique can
be used to select the snubber values. The inductance is
usually easier to predict. It combines the power path board
inductance in combination with the MOSFET interconnect
bond wire inductance.
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
First the SW pin can be monitored with a wide bandwidth
scope with a high frequency scope probe. The ring frequency can be measured for its value. The impedance Z
can be calculated:
Z(L) = 2πfL,
where f is the resonant frequency of the ring, and L is the
total parasitic inductance in the switch path. If a resistor
is selected that is equal to Z, then the ringing should be
dampened. The snubber capacitor value is chosen so that
its impedance is equal to the resistor at the ring frequency.
Calculated by: Z(C) = 1/(2πfC). These values are a good
place to start with. Modification to these components
should be made to attenuate the ringing with the least
amount of power loss.
Temperature Monitoring
A diode connected PNP transistor is used for the TEMP
monitor function by monitoring its voltage over temperature. The temperature dependence of this diode voltage
can be understood in the equation:
where VT is the thermal voltage (kT/q), and n, the ideality
factor, is 1 for the diode connected PNP transistor being used in the LTM4630. IS is expressed by the typical
empirical equation:
 –V 
IS =I0 exp  G0 
 VT 
If we take the IS equation and substitute into the VD equation, then we get:
V –V
dVD
= – G0 D
dT
T
This dVD/dT term is the temperature coefficient equal to
about –2mV/K or –2mV/°C. The equation is simplified for
the first order derivation.
Solving for T, T = –(VG0 – VD)/(dVD/dT) provides the
temperature.
1st Example: Figure 10 for 27°C, or 300K the diode
voltage is 0.598V, thus, 300K = –(1200mV – 598mV)/
–2.0 mV/K)
2nd Example: Figure 10 for 75°C, or 350K the diode
voltage is 0.50V, thus, 350K = –(1200mV – 500mV)/
–2.0mV/K)
Converting the Kelvin scale to Celsius is simply taking the
Kelvin temp and subtracting 273 from it.
A typical forward voltage is given in the electrical characteristics section of the data sheet, and Figure 10 is the plot
of this forward voltage. Measure this forward voltage at
27°C to establish a reference point. Then using the above
0.8
where I0 is a process and geometry dependent current, (I0
is typically around 20k orders of magnitude larger than IS
at room temperature) and VG0 is the band gap voltage of
1.2V extrapolated to absolute zero or –273°C.
kT
 kT   I 
VD = VG0 –   ln  0  , VT =
 q   ID 
q
If we take this equation and differentiate it with respect to
temperature T, then:
ID = 100µA
0.7
DIODE VOLTAGE (V)
I 
VD = nVT ln  D 
 IS 
The expression shows that the diode voltage decreases
(linearly if I0 were constant) with increasing temperature
and constant diode current. Figure 10 shows a plot of VD
vs Temperature over the operating temperature range of
the LTM4630-1.
0.6
0.5
0.4
0.3
–50
–25
50
25
0
75
TEMPERATURE (°C)
100
125
46301 F10
Figure 10. Diode Voltage VD vs Temperature T(K)
for Different Bias Currents
46301fa
For more information www.linear.com/LTM4630-1
21
LTM4630-1
APPLICATIONS INFORMATION
expression while measuring the forward voltage over
temperature will provide a general temperature monitor.
Connect a resistor between TEMP and VIN to set the current to 100µA. See Figure 26 for an example.
Thermal Considerations and Output Current Derating
The thermal resistances reported in the Pin Configuration
section of the data sheet are consistent with those parameters defined by JESD51-9 and are intended for use with
finite element analysis (FEA) software modeling tools that
leverage the outcome of thermal modeling, simulation,
and correlation to hardware evaluation performed on a
µModule package mounted to a hardware test board—also
defined by JESD51-9 (“Test Boards for Area Array Surface
Mount Package Thermal Measurements”). The motivation
for providing these thermal coefficients is found in JESD
51-12 (“Guidelines for Reporting and Using Electronic
Package Thermal Information”).
Many designers may opt to use laboratory equipment
and a test vehicle such as the demo board to anticipate
the µModule regulator’s thermal performance in their application at various electrical and environmental operating
conditions to compliment any FEA activities. Without FEA
software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to
providing guidance of thermal performance; instead, the
derating curves provided in the data sheet can be used in
a manner that yields insight and guidance pertaining to
one’s application-usage, and can be adapted to correlate
thermal performance to one’s own application.
The Pin Configuration section typically gives four thermal
coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:
1.θJA, the thermal resistance from junction to ambient, is
the natural convection junction-to-ambient air thermal
resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as “still
air” although natural convection causes the air to move.
This value is determined with the part mounted to a
JESD 51-9 defined test board, which does not reflect
an actual application or viable operating condition.
22
2.θJCbottom, the thermal resistance from junction to the
bottom of the product case, is the junction-to-board
thermal resistance with all of the component power
dissipation flowing through the bottom of the package.
In the typical µModule, the bulk of the heat flows out
the bottom of the package, but there is always heat
flow out into the ambient environment. As a result, this
thermal resistance value may be useful for comparing
packages but the test conditions don’t generally match
the user’s application.
3.θJCTOP, the thermal resistance from junction to top of
the product case, is determined with nearly all of the
component power dissipation flowing through the top
of the package. As the electrical connections of the
typical µModule are on the bottom of the package, it
is rare for an application to operate such that most of
the heat flows from the junction to the top of the part.
As in the case of θJCBOTTOM, this value may be useful
for comparing packages but the test conditions don’t
generally match the user’s application.
4.θJB, the thermal resistance from junction to the printed
circuit board, is the junction-to-board thermal resistance
where almost all of the heat flows through the bottom of
the µModule and into the board, and is really the sum of
the θJCbottom and the thermal resistance of the bottom
of the part through the solder joints and through a portion of the board. The board temperature is measured a
specified distance from the package, using a two sided,
two layer board. This board is described in JESD 51-9.
A graphical representation of the aforementioned thermal
resistances is given in Figure 11; blue resistances are
contained within the µModule regulator, whereas green
resistances are external to the µModule.
As a practical matter, it should be clear to the reader that
no individual or sub-group of the four thermal resistance
parameters defined by JESD 51-12 or provided in the
Pin Configuration section replicates or conveys normal
operating conditions of a µModule. For example, in normal
board-mounted applications, never does 100% of the
device’s total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
JUNCTION-TO-AMBIENT RESISTANCE (JESD 51-9 DEFINED BOARD)
CASE (TOP)-TO-AMBIENT
RESISTANCE
JUNCTION-TO-CASE (TOP)
RESISTANCE
JUNCTION-TO-BOARD RESISTANCE
JUNCTION
JUNCTION-TO-CASE
CASE (BOTTOM)-TO-BOARD
(BOTTOM) RESISTANCE
RESISTANCE
AMBIENT
BOARD-TO-AMBIENT
RESISTANCE
46301a F11
µMODULE DEVICE
Figure 11. Graphical Representation of JESD51-12 Thermal Coefficients
µModule—as the standard defines for θJCtop and θJCbottom,
respectively. In practice, power loss is thermally dissipated
in both directions away from the package—granted, in the
absence of a heat sink and airflow, a majority of the heat
flow is into the board.
Within a SIP (system-in-package) module, be aware there
are multiple power devices and components dissipating
power, with a consequence that the thermal resistances
relative to different junctions of components or die are not
exactly linear with respect to total package power loss. To
reconcile this complication without sacrificing modeling
simplicity—but also, not ignoring practical realities—an
approach has been taken using FEA software modeling
along with laboratory testing in a controlled-environment
chamber to reasonably define and correlate the thermal
resistance values supplied in this data sheet: (1) Initially,
FEA software is used to accurately build the mechanical
geometry of the µModule and the specified PCB with all
of the correct material coefficients along with accurate
power loss source definitions; (2) this model simulates
a software-defined JEDEC environment consistent with
JSED51-9 to predict power loss heat flow and temperature
readings at different interfaces that enable the calculation of
the JEDEC-defined thermal resistance values; (3) the model
and FEA software is used to evaluate the µModule with
heat sink and airflow; (4) having solved for and analyzed
these thermal resistance values and simulated various
operating conditions in the software model, a thorough
laboratory evaluation replicates the simulated conditions
with thermocouples within a controlled-environment
chamber while operating the device at the same power loss
as that which was simulated. An outcome of this process
and due-diligence yields a set of derating curves provided
in other sections of this data sheet. After these laboratory
test have been performed and correlated to the µModule
model, then the θJB and θBA are summed together to correlate quite well with the µModule model with no airflow or
heat sinking in a properly define chamber. This θJB + θBA
value is shown in the Pin Configuration section and should
accurately equal the θJA value because approximately
100% of power loss flows from the junction through the
board into ambient with no airflow or top mounted heat
sink. Each system has its own thermal characteristics,
therefore thermal analysis must be performed by the user
in a particular system.
The LTM4630-1 module has been designed to effectively
remove heat from both the top and bottom of the package. The bottom substrate material has very low thermal
resistance to the printed circuit board. An external heat
sink can be applied to the top of the device for excellent
heat sinking with airflow.
46301fa
For more information www.linear.com/LTM4630-1
23
LTM4630-1
APPLICATIONS INFORMATION
Figures 12 and 13 show temperature plots of the LTM46301 with no heat sink and 200LFM airflow.
These plots equate to a paralleled 12V to 1.0V at 36A
design operating at 84.5% efficiency, and 12V to 1.2V at
36A design operating at 86% efficiency.
Safety Considerations
The LTM4630-1 modules do not provide isolation from
VIN to VOUT. There is no internal fuse. If required, a slow
blow fuse with a rating twice the maximum input current
needs to be provided to protect each unit from catastrophic
failure. The device does support over current protection.
A temperature diode is provided for monitoring internal
temperature, and can be used to detect the need for thermal
shutdown that can be done by controlling the RUN pin.
Power Derating
The 1.0V and 1.5V power loss curves in Figures 15 and 16
can be used in coordination with the load current derating
curves in Figures 17 to 24 for calculating an approximate
ΘJA thermal resistance for the LTM4630-1 with various heat
sinking and airflow conditions. The power loss curves are
taken at room temperature, and are increased with a 1.35
to 1.4 multiplicative factor at 125°C. These factors come
from the fact that the power loss of the regulator increases
about 45% from 25°C to 150°C, thus a 50% spread over
Figure 12. Thermal Image 12V to 1.0V,
36A with 200LFM Airflow without Heat Sink
24
125°C delta equates to ~0.35%/°C loss increase. A 125°C
maximum junction minus 25°C room temperature equates
to a 100°C increase. This 100°C increase multiplied by
0.35%/°C equals a 35% power loss increase at the 125°C
junction, thus the 1.35 multiplier.
The derating curves are plotted with CH1 and CH2 in
parallel single output operation starting at 36A of load
with low ambient temperature. The output voltages are
1.0V and 1.5V. These are chosen to include the lower and
higher output voltage ranges for correlating the thermal
resistance. Thermal models are derived from several
temperature measurements in a controlled temperature
chamber along with thermal modeling analysis.
The junction temperatures are monitored while ambient
temperature is increased with and without airflow. The
power loss increase with ambient temperature change
is factored into the derating curves. The junctions are
maintained at ~120°C maximum while lowering output
current or power while increasing ambient temperature.
The decreased output current will decrease the internal
module loss as ambient temperature is increased.
The monitored junction temperature of 120°C minus
the ambient operating temperature specifies how much
module temperature rise can be allowed. As an example in
Figure 17, the load current is derated to ~25A at ~86°C with
Figure 13. Thermal Image 12V to 1.2V,
36A with 200LFM Airflow without Heat Sink
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
no air or heat sink and the power loss for the 12V to 1.0V
at 25A output is a ~5.5W loss. The 5.5W loss is calculated
with the ~4.1W room temperature loss from the 12V to
1.0V power loss curve at 25A, and the 1.35 multiplying
factor at 125°C ambient. If the 86°C ambient temperature
is subtracted from the 120°C junction temperature, then
the difference of 34°C divided 5.5W equals a 6.2°C/W ΘJA
thermal resistance. Table 2 specifies a 7°C/W value which
is pretty close. The airflow graphs are more accurate due
to the fact that the ambient temperature environment is
controlled better with airflow. As an example in Figure 21,
the load current is derated to ~30A at ~72°C with 200LFM
of airflow and the power loss for the 12V to 1.5V at 30A
output is a ~7.9W loss. The 7.9W loss is calculated with
the ~5.9W room temperature loss from the 12V to 1.5V
power loss curve at 22A, and the 1.35 multiplying factor
at 125°C ambient. If the 72°C ambient temperature is
subtracted from the 120°C junction temperature, then
the difference of 48°C divided 7.9W equals a 6.0°C/W
θJA thermal resistance. Table 2 specifies a 6.0°C/W value
which is pretty close. Tables 2 and 3 provide equivalent
thermal resistances for 1.0V and 1.5V outputs with and
without airflow and heat sinking.
The derived thermal resistances in Tables 2 and 3 for the
various conditions can be multiplied by the calculated
power loss as a function of ambient temperature to derive
temperature rise above ambient, thus maximum junction
temperature. Room temperature power loss can be derived
from the efficiency curves and adjusted with the above
ambient temperature multiplicative factors. The printed
circuit board is a 1.6mm thick four layer board with two
ounce copper for the two outer layers and one ounce
copper for the two inner layers. The PCB dimensions are
101mm × 114mm. The BGA heat sinks are listed in Table 3.
Layout Checklist/Example
The high integration of LTM4630-1 makes the PCB board
layout very simple and easy. However, to optimize its
electrical and thermal performance, some layout considerations are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND, VOUT1 and VOUT2. It helps to minimize the PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capacitors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between top layer and other power layers.
• Do not put via directly on the pad, unless they are
capped or plated over.
• Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND
to GND underneath the unit.
• For parallel modules, tie the VOUT, VFB, and COMP pins
together. Use an internal layer to closely connect these
pins together. The TRACK pin can be tied a common
capacitor for regulator soft-start.
• Bring out test points on the signal pins for monitoring.
Figure 14 gives a good example of the recommended layout.
46301fa
For more information www.linear.com/LTM4630-1
25
LTM4630-1
APPLICATIONS INFORMATION
CIN1
CIN2
VIN
M
GND
L
GND
K
J
H
G
SGND
F
COUT1
COUT2
E
D
C
B
A
1
2
3
4
5
6
7
8
9
10
11 12
GND
VOUT1
VOUT2
CNTRL
4630 F14
Figure 14. Recommended PCB Layout
Table 2. 1.0V Output
DERATING CURVE
Figures 17, 18
Figures 17, 18
Figures 17, 18
Figures 19, 20
Figures 19, 20
Figures 19, 20
VIN (V)
5, 12
5, 12
5, 12
5, 12
5, 12
5, 12
POWER LOSS CURVE
Figure 15
Figure 15
Figure 15
Figure 15
Figure 15
Figure 15
AIRFLOW (LFM)
0
200
400
0
200
400
HEAT SINK
None
None
None
BGA Heat Sink
BGA Heat Sink
BGA Heat Sink
θJA (°C/W)
7
6
5.5
6.5
5
4
VIN (V)
5, 12
5, 12
5, 12
5, 12
5, 12
5, 12
POWER LOSS CURVE
Figure 16
Figure 16
Figure 16
Figure 16
Figure 16
Figure 16
AIRFLOW (LFM)
0
200
400
0
200
400
HEAT SINK
None
None
None
BGA Heat Sink
BGA Heat Sink
BGA Heat Sink
θJA (°C/W)
7
6
5.5
6.5
4
3.5
Table 3. 1.5V Output
DERATING CURVE
Figures 21, 22
Figures 21, 22
Figures 21, 22
Figures 23, 24
Figures 23, 24
Figures 23, 24
HEAT SINK MANUFACTURER
PART NUMBER
WEBSITE
Aavid Thermalloy
375424B00034G
www.aavid.com
26
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
APPLICATIONS INFORMATION
Table 4. Output Voltage Response vs Component Matrix (Refer to Figure 26) Load Step Typical Measured Values
2-Phase Single Output Solution
CIN (CERAMIC)
COUT (CERAMIC)
VENDORS
VALUE
COUT (BULK)
VENDORS
VALUE
PART NUMBER
MURATA
22uF, 16V,
X5R, 1210
GRM32ER61C226KE20L MURATA
100uF, 6.3V, GRM32ER60J107ME20L
X5R, 1210
MURATA
22uF, 16V,
X5R, 1206
GRM31CR61C226KE15K MURATA
220uF, 4V,
X5R, 1206
TDK
22uF, 16V,
X5R, 1210
C3225X5R1C226M250AA Taiyo Yuden 100uF, 6.3V, JMK325BJ107MM-T
X5R, 1210
Taiyo Yuden 220uF, 4V,
X5R, 1210
PART NUMBER
VENDORS VALUE
SANYO
PART NUMBER
680uF,
2R5TPF680M6L
2.5V, 6mΩ
GRM31CR60G227M
AMK325ABJ227MM-T
25% Load Step (0A to 9A) Ceramic Output Capacitor Only Solutions
CTRL
FEEDPEAKLOOP
LOAD
PEAK
SETTLING CTRL LOOP PHASE
COMP PIN COMP PIN FORWARD
STEP
COUT
RESISTOR CAPACITOR CAPACITOR DEVIATION TIME BANDWIDTH MARGIN LOAD SLEW
(CTH)
(CFF)
(VPK-PK) (tSETTLE)
(BW)
(CERAMIC)
(RTH)
(PM) STEP RATE
PEAK-PEAK
DEVIATION
PERCENTAGE
CIN*
CIN
VIN VOUT (BULK) (CERAMIC)
±3% (<54mV)
12V 0.9V
150µF
22µF • 2
None
100µF • 12
4.22kΩ
2200pF
33pF
48mV
30µs
82kHz
50 Deg
9A
10A/µs 120.8 450kHz
±3% (<60mV)
12V
150µF
22µF • 2
None
100µF • 12
4.22kΩ
2200pF
33pF
56mV
30µs
81kHz
50 Deg
9A
10A/µs 90.9 450kHz
±3% (<72mV)
12V 1.2V
150µF
22µF • 2
None
100µF • 10
3.74kΩ
2200pF
33pF
66mV
30µs
81kHz
51 Deg
9A
10A/µs 60.4 450kHz
±3% (<90mV)
12V 1.5V
150µF
22µF • 2
None
100µF • 8
4.01kΩ
2200pF
33pF
83mV
40µs
83kHz
50 Deg
9A
10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V
150µF
22µF • 2
None
100µF • 7
4.12kΩ
2200pF
33pF
94mV
50µs
81kHz
53 Deg
9A
10A/µs 30.2 450kHz
±3% (<54mV)
12V 0.9V
150µF
22µF • 2
None
220µF • 6
5.76kΩ
3300pF
33pF
45mV
50µs
80kHz
63 Deg
9A
10A/µs 120.8 450kHz
±3% (<60mV)
12V
150µF
22µF • 2
None
220µF • 6
5.76kΩ
3300pF
33pF
52mV
50µs
80kHz
61 Deg
9A
10A/µs 90.9 450kHz
±3% (<72mV)
12V 1.2V
150µF
22µF • 2
None
220µF • 5
4.64kΩ
2200pF
33pF
65mV
50µs
81kHz
61 Deg
9A
10A/µs 60.4 450kHz
±3% (<90mV)
12V 1.5V
150µF
22µF • 2
None
220µF • 4
4.22kΩ
2200pF
33pF
84mV
50µs
81kHz
53 Deg
9A
10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V
150µF
22µF • 2
None
220µF • 4
4.53kΩ
2200pF
33pF
95mV
50µs
81kHz
54 Deg
9A
10A/µs 30.2 450kHz
1V
1V
COUT
(BULK)
RFB
(kΩ)
FREQ
(kHz)
25% Load Step (0A to 9A) Bulk + Ceramic Output Capacitor Solutions
PEAK-PEAK
DEVIATION
PERCENTAGE
CIN*
CIN
VIN VOUT (BULK) (CERAMIC)
±3% (<54mV)
12V 0.9V
1V
150µF
22µF • 2
COUT
(BULK)
680µF • 2
CTRL
FEEDPEAKLOAD
LOOP
PEAK
SETTLING CTRL LOOP PHASE
STEP
COMP PIN COMP PIN FORWARD
COUT
RESISTOR CAPACITOR CAPACITOR DEVIATION TIME BANDWIDTH MARGIN LOAD SLEW
(CTH)
(CFF)
(VPK-PK) (tSETTLE)
(BW)
(CERAMIC)
(RTH)
(PM) STEP RATE
100µF • 7
3.65kΩ
1500pF
None
53mV
30µs
RFB
(kΩ)
FREQ
(kHz)
60kHz
60 Deg
9A
10A/µs 120.8 450kHz
±3% (<60mV)
12V
150µF
22µF • 2
680µF • 2
100µF • 7
3.65kΩ
1500pF
None
60mV
30µs
60kHz
59 Deg
9A
10A/µs 90.9 450kHz
±3% (<72mV)
12V 1.2V
150µF
22µF • 2
680µF • 2
100µF • 4
4.33kΩ
1500pF
None
68mV
30µs
63kHz
68 Deg
9A
10A/µs 60.4 450kHz
±3% (<90mV)
12V 1.5V
150µF
22µF • 2
680µF • 2
100µF • 2
6.98kΩ
1500pF
None
83mV
30µs
81kHz
62 Deg
9A
10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V
150µF
22µF • 2
680µF • 2
100µF • 1
8.45kΩ
1500pF
None
96mV
30µs
80kHz
64 Deg
9A
10A/µs 30.2 450kHz
46301fa
For more information www.linear.com/LTM4630-1
27
LTM4630-1
APPLICATIONS INFORMATION
CIN (CERAMIC)
COUT (CERAMIC)
VENDORS
VALUE
COUT (BULK)
VENDORS
VALUE
PART NUMBER
MURATA
22uF, 16V,
X5R, 1210
GRM32ER61C226KE20L MURATA
100uF, 6.3V, GRM32ER60J107ME20L
X5R, 1210
MURATA
22uF, 16V,
X5R, 1206
GRM31CR61C226KE15K MURATA
220uF, 4V,
X5R, 1206
TDK
22uF, 16V,
X5R, 1210
C3225X5R1C226M250AA Taiyo Yuden 100uF, 6.3V, JMK325BJ107MM-T
X5R, 1210
Taiyo Yuden 220uF, 4V,
X5R, 1210
PART NUMBER
VENDORS VALUE
SANYO
PART NUMBER
680uF,
2R5TPF680M6L
2.5V, 6mΩ
GRM31CR60G227M
AMK325ABJ227MM-T
50% Load Step (0A to 18A), Ceramic Output Capacitor Only Solutions
PEAK-PEAK
DEVIATION
PERCENTAGE
CIN*
CIN
VIN VOUT (BULK) (CERAMIC)
COUT
(BULK)
CTRL
FEEDLOOP
COMP PIN COMP PIN FORWARD PEAK-PEAK SETTLING CTRL LOOP PHASE
TIME
BANDWIDTH MARGIN LOAD
COUT
RESISTOR CAPACITOR CAPACITOR DEVIATION
(CTH)
(CFF)
(VPK-PK)
(tSETTLE)
(BW)
(CERAMIC)
(RTH)
(PM) STEP
LOAD
STEP
SLEW RFB
RATE (kΩ)
FREQ
(kHz)
±3% (<54mV)
12V 0.9V 150µF
22µF • 2
None
100µF • 24
6.98kΩ
3300pF
100pF
52mV
80µs
70kHz
65 Deg
18A 10A/µs 120.8 450kHz
±3% (<60mV)
12V
150µF
22µF • 2
None
100µF • 23
8.06kΩ
3300pF
100pF
58mV
80µs
80kHz
63 Deg
18A 10A/µs 90.9 450kHz
±3% (<72mV)
12V 1.2V 150µF
22µF • 2
None
100µF • 20
6.19kΩ
3300pF
100pF
67mV
80µs
82kHz
63 Deg
18A 10A/µs 60.4 450kHz
±3% (<90mV)
1V
12V 1.5V 150µF
22µF • 2
None
100µF • 16
4.32kΩ
3300pF
100pF
88mV
80µs
70kHz
68 Deg
18A 10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V 150µF
22µF • 2
None
100µF • 14
4.12kΩ
3300pF
100pF
101mV
80µs
70kHz
72 Deg
18A 10A/µs 30.2 450kHz
±3% (<54mV)
22µF • 2
None
220µF • 9
7.68kΩ
3300pF
100pF
52mV
80µs
70kHz
68 Deg
18A 10A/µs 120.8 450kHz
12V 0.9V 150µF
±3% (<60mV)
12V
150µF
22µF • 2
None
220µF • 9
6.81kΩ
3300pF
100pF
58mV
80µs
70kHz
67 Deg
18A 10A/µs 90.9 450kHz
±3% (<72mV)
12V 1.2V 150µF
22µF • 2
None
220µF • 7
5.11kΩ
3300pF
100pF
71mV
80µs
80kHz
64 Deg
18A 10A/µs 60.4 450kHz
±3% (<90mV)
12V 1.5V 150µF
22µF • 2
None
220µF • 7
5.11kΩ
3300pF
100pF
85mV
80µs
81kHz
65 Deg
18A 10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V 150µF
22µF • 2
None
220µF • 6
4.99kΩ
3300pF
100pF
101mV
80µs
81kHz
67 Deg
18A 10A/µs 30.2 450kHz
1V
50% Load Step (0A to 18A), Bulk + Ceramic Output Capacitor Solutions
PEAK-PEAK
DEVIATION
PERCENTAGE
CIN*
CIN
VIN VOUT (BULK) (CERAMIC)
COUT
(BULK)
CTRL
FEEDLOOP
COMP PIN COMP PIN FORWARD PEAK-PEAK SETTLING CTRL LOOP PHASE
TIME
BANDWIDTH MARGIN LOAD
COUT
RESISTOR CAPACITOR CAPACITOR DEVIATION
(CTH)
(CFF)
(VPK-PK)
(tSETTLE)
(BW)
(CERAMIC)
(RTH)
(PM) STEP
LOAD
STEP
SLEW RFB
RATE (kΩ)
FREQ
(kHz)
±3% (<54mV)
12V 0.9V 150µF
22µF • 2
680µF • 2 100µF • 14
5.76kΩ
2200pF
47pF
53mV
40µs
61kHz
84 Deg
18A 10A/µs 120.8 450kHz
±3% (<60mV)
12V
22µF • 2
680µF • 2 100µF • 12
6.04kΩ
2200pF
47pF
60mV
40µs
70kHz
86 Deg
18A 10A/µs 90.9 450kHz
1V
150µF
±3% (<72mV)
12V 1.2V 150µF
22µF • 2
680µF • 2 100µF • 6
4.99kΩ
2200pF
47pF
68mV
40µs
80kHz
88 Deg
18A 10A/µs 60.4 450kHz
±3% (<90mV)
12V 1.5V 150µF
22µF • 2
680µF • 2 100µF • 4
6.98kΩ
1500pF
47pF
90mV
30µs
81kHz
95 Deg
18A 10A/µs 40.2 450kHz
±3% (<108mV) 12V 1.8V 150µF
22µF • 2
680µF • 2 100µF • 2
4.94kΩ
1000pF
47pF
101mV
25µs
80kHz
96 Deg
18A 10A/µs 30.2 450kHz
28
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
40
7
7
35
6
6
30
5
4
VIN = 5V
3
5
VIN = 12V
4
VIN = 5V
3
25
20
15
2
2
10
1
1
5
0
0
5
10
15 20 25 30
LOAD CURRENT (A)
35
0
40
0
5
10
15 20 25 30
LOAD CURRENT (A)
35
0
40
46301 F15
46301 F16
Figure 15. 1.0V Power Loss Curve
Figure 16. 1.5V Power Loss Curve
0LFM
200LFM
400LFM
30
Figure 17. 12V to 1V Derating
Curve, No Heat Sink
40
35
35
35
30
30
30
20
15
10
25
20
15
10
0LFM
200LFM
400LFM
5
30
40
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
5
0
40
30
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
46301 F18
Figure 18. 5V to 1V Derating
Curve, No Heat Sink
Figure 19. 12V to 1V Derating
Curve, BGA Heat Sink
40
35
35
30
30
25
20
15
10
0
0LFM
200LFM
400LFM
30
40
20
15
0LFM
200LFM
400LFM
5
0
30
40
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
46301 F19
40
5
25
10
0LFM
200LFM
400LFM
LOAD CURRENT (A)
0
LOAD CURRENT (A)
40
25
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
40
46301 F17
40
LOAD CURRENT (A)
LOAD CURRENT (A)
VIN = 12V
LOAD CURRENT (A)
8
POWER LOSS (W)
8
LOAD CURRENT (A)
POWER LOSS (W)
APPLICATIONS INFORMATION
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
Figure 20. 5V to 1V Derating
Curve, BGA Heat Sink
25
20
15
10
0LFM
200LFM
400LFM
5
0
30
40
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
46301 F21
Figure 21. 12V to 1.5V Derating
Curve, No Heat Sink
46301 F20
46301 F22
Figure 22. 5V to 1.5V Derating
Curve, No Heat Sink
46301fa
For more information www.linear.com/LTM4630-1
29
LTM4630-1
APPLICATIONS INFORMATION
40
LOAD CURRENT (A)
35
30
25
20
15
10
0LFM
200LFM
400LFM
5
0
30
40
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
46301 F23
Figure 23. 12V to 1.5V Derating Curve, Heat Sink
40
LOAD CURRENT (A)
35
30
25
20
15
10
0LFM
200LFM
400LFM
5
0
30
40
50 60 70 80 90 100 110 120
AMBIENT TEMPERATURE (°C)
46301 F24
Figure 24. 5V to 1.5V Derating Curve, Heat Sink
30
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
TYPICAL APPLICATIONS
INTVCC
C10
4.7µF
R2
10k
PGOOD1
VIN
4.5V TO 15V
MODE_PLLIN CLKOUT INTVCC
4.5V TO 15V INTERMEDIATE BUS
+
CIN
(OPT)
C4
22µF
25V
C3
22µF
25V
C2
22µF
25V
C1
22µF
25V
R7
100k
C5
0.1µF
TEMP
VOUTS1
RUN1
SW1
RUN2
VFB1
C9
0.1µF
CFF1*
33pF
VFB2
LTM4630-1
TRACK2
TRACK2
RFB2
60.4k
COMP1
4.01k
3.47k
VOUTS2
2200pF
VOUT2
SW2
fSET
R4
121k
RFB1
40.2k
PHASMD
SGND
CBOT*
CFF2*
33pF
COMP2
2200pF
VOUT1
COUT1 1.5V AT 18A
100µF
6.3V
×5
VOUT1
VIN
TRACK1
TRACK1
EXTVCC PGOOD1
GND
DIFFP
DIFFN
PGOOD2
DIFFOUT
VOUT2
1.2V AT 18A
INTVCC
R3
10k
PGOOD2
COUT1
100µF
6.3V
×5
*SEE TABLE 4
46301 F25
Figure 25. Typical 4.5VIN to 15VIN, 1.5V and 1.2V at 18A Outputs
46301fa
For more information www.linear.com/LTM4630-1
31
32
R1
10k
C3
22µF
25V
TRACK
C11
22µF
25V
C9
0.1µF
C2
22µF
25V
For more information www.linear.com/LTM4630-1
R4
121k
9A STEP
LOAD STEP
4A/DIV
VIN
100µA
SGND
PHASMD
fSET
COMP2
COMP1
TRACK2
GND
DIFFN
DIFFOUT
PGOOD
R5
90.9k
33pF
PGOOD
46301 F26
COUT1
100µF
6.3V
×12
FREQUENCY (Hz)
12VIN, 1.0VOUT, 36A Bode Plot per Above Circuit
DIFFP
PGOOD2
SW2
VOUT2
VOUTS2
VFB2
VFB1
SW1
RUN1
RUN2
TRACK1
VOUT1
VOUTS1
LTM4630-1
R2
10k
EXTVCC PGOOD1
C10
4.7µF
INTVCC
TEMP
CLKOUT INTVCC
INTVCC
VIN
MODE_PLLIN
RT =
Figure 26. LTM4630-1 2-Phase, 1V at 36A Design with ±3% Transient Response
55mV
VOUT
20mV/DIV
AC-COUPLED
50µs/DIV
RT
2200pF
4.22k
RUN
C1
22µF
25V
4.5V TO 15V INTERMEDIATE BUS
25% Load Step Transient Response ±3% Output Regulation
Window. 12VIN, 1.OVOUT, 36A per Above Circuit
VIN
4.5V TO 15V
A/D
VIN
GAIN (dB)
µC
VOUT
1V
36A
LTM4630-1
TYPICAL APPLICATIONS
PHASE (Deg)
46301fa
VIN
4.5V TO 15V
C5
0.1µF
C3
22µF
25V
R9
60.4k
VOUT1
1.2V
C4
22µF
25V
R7
90.9k
For more information www.linear.com/LTM4630-1
2200pF
4.22k
C1
22µF
25V
R4
121k
2200pF
4.22k
R6
100k
SGND
PHASMD
fSET
COMP2
COMP1
DIFFP
DIFFN
VFB2
TRACK1
GND
VFB1
RUN2
DIFFOUT
PGOOD2
SW2
VOUT2
VOUTS2
SW1
RUN1
LTM4630-1
VOUTS1
TEMP
TRACK2
VOUT1
VIN
R8
90.9k
33pF
R5
60.4k
PGOOD1
INTVCC
R3
10k
PGOOD2
Figure 27. LTM4630-1 1.2V and 1V Output with Tracking Function
C2
22µF
25V
4.5V TO 15V INTERMEDIATE BUS
R2
10k
MODE_PLLIN CLKOUT INTVCC EXTVCC PGOOD1
C10
4.7µF
INTVCC
COUT1
100µF
6.3V
×6
33pF
4630 F27
VOUT2
1V AT 18A
VOUT1
1.2V
COUT1 18A
100µF
6.3V
×5
LTM4630-1
TYPICAL APPLICATIONS
46301fa
33
LTM4630-1
TYPICAL APPLICATIONS
INTVCC
C10
4.7µF
CLK1
C3
22µF
25V
C2
22µF
25V
C1
22µF
25V
PGOOD
MODE_PLLIN CLKOUT INTVCC
4.5V TO 15V INTERMEDIATE BUS
VIN
4.5V TO 15V
R6
100k
RUN
TRACK
R2
5k
EXTVCC PGOOD1
VOUT1
VIN
TEMP
VOUTS1
RUN1
SW1
VFB1
RUN2
TRACK1
VFB2
LTM4630-1
TRACK2
33pF
VFB
COUT1
100µF
6.3V
×12
R5
60.4k
COMP1
COMP
COMP2
4.22k
VOUTS2
2200pF
VOUT2
SW2
fSET
R4
121k
PGOOD2
PHASMD
SGND
GND
DIFFP
DIFFN
PGOOD
DIFFOUT
VOUT
1.2V
70A
C16
4.7µF
CLK1
MODE_PLLIN CLKOUT INTVCC
4.5V TO 15V INTERMEDIATE BUS
C12
22µF
25V
C15
22µF
25V
C5
22µF
25V
R9
100k
EXTVCC PGOOD1
VOUT1
VIN
RUN
TRACK
TEMP
VOUTS1
RUN1
SW1
RUN2
VFB1
TRACK1
VFB2
LTM4630-1
TRACK2
C19
COMP
0.22µF
4.22k
2200pF
R10
121k
PGOOD
COMP1
VOUTS2
COMP2
fSET
VOUT2
46301 F28
SW2
PGOOD2
PHASMD
SGND
VFB
COUT1
100µF
6.3V
×12
GND
DIFFP
DIFFN
PGOOD
DIFFOUT
INTVCC
Figure 28. LTM4630-1 4-Phase, 1.2V at 70A
34
46301fa
For more information www.linear.com/LTM4630-1
LTM4630-1
PACKAGE DESCRIPTION
LTM4630-1 Component BGA Pinout
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
A1
VOUT1
B1
VOUT1
C1
VOUT1
D1
GND
E1
GND
F1
GND
A2
VOUT1
B2
VOUT1
C2
VOUT1
D2
GND
E2
GND
F2
GND
A3
VOUT1
B3
VOUT1
C3
VOUT1
D3
GND
E3
GND
F3
GND
A4
VOUT1
B4
VOUT1
C4
VOUT1
D4
GND
E4
GND
F4
MODE_PLLIN
A5
VOUT1
B5
VOUT1
C5
VOUT1S
D5
VFB1
E5
TRACK1
F5
RUN1
A6
GND
B6
GND
C6
fSET
D6
SGND
E6
COMP1
F6
SGND
A7
GND
B7
GND
C7
SGND
D7
VFB2
E7
COMP2
F7
SGND
A8
VOUT2
B8
VOUT2
C8
VOUT2S
D8
TRACK2
E8
DIFFP
F8
DIFFOUT
A9
VOUT2
B9
VOUT2
C9
VOUT2
D9
GND
E9
DIFFN
F9
RUN2
A10
VOUT2
B10
VOUT2
C10
VOUT2
D10
GND
E10
GND
F10
GND
A11
VOUT2
B11
VOUT2
C11
VOUT2
D11
GND
E11
GND
F11
GND
A12
VOUT2
B12
VOUT2
C12
VOUT2
D12
GND
E12
GND
F12
GND
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
PIN ID
FUNCTION
G1
GND
H1
GND
J1
GND
K1
GND
L1
GND
M1
GND
G2
SW1
H2
GND
J2
VIN
K2
VIN
L2
VIN
M2
VIN
G3
GND
H3
GND
J3
VIN
K3
VIN
L3
VIN
M3
VIN
G4
PHASEMD
H4
GND
J4
VIN
K4
VIN
L4
VIN
M4
VIN
G5
CLKOUT
H5
GND
J5
GND
K5
GND
L5
VIN
M5
VIN
G6
SGND
H6
GND
J6
TEMP
K6
GND
L6
VIN
M6
VIN
G7
SGND
H7
GND
J7
EXTVCC
K7
GND
L7
VIN
M7
VIN
G8
PGOOD2
H8
INTVCC
J8
GND
K8
GND
L8
VIN
M8
VIN
G9
PGOOD1
H9
GND
J9
VIN
K9
VIN
L9
VIN
M9
VIN
G10
GND
H10
GND
J10
VIN
K10
VIN
L10
VIN
M10
VIN
G11
SW2
H11
GND
J11
VIN
K11
VIN
L11
VIN
M11
VIN
G12
GND
H12
GND
J12
GND
K12
GND
L12
GND
M12
GND
46301fa
For more information www.linear.com/LTM4630-1
35
aaa Z
0.630 ±0.025 Ø 144x
E
PACKAGE TOP VIEW
3.1750
3.1750
SUGGESTED PCB LAYOUT
TOP VIEW
1.9050
4
0.6350
0.0000
0.6350
PIN “A1”
CORNER
1.9050
For more information www.linear.com/LTM4630-1
6.9850
5.7150
4.4450
3.1750
1.9050
0.6350
0.0000
0.6350
1.9050
3.1750
4.4450
5.7150
6.9850
Y
X
D
DETAIL B
H2
MOLD
CAP
ccc Z
SYMBOL
A
A1
A2
b
b1
D
E
e
F
G
H1
H2
aaa
bbb
ccc
ddd
eee
H1
SUBSTRATE
A1
NOM
5.01
0.60
4.41
0.75
0.63
16.00
16.00
1.27
13.97
13.97
0.41
4.00
MAX
5.21
0.70
4.51
0.90
0.66
Z
NOTES
DETAIL B
PACKAGE SIDE VIEW
0.46
4.05
0.15
0.10
0.20
0.30
0.15
TOTAL NUMBER OF BALLS: 144
0.36
3.95
MIN
4.81
0.50
4.31
0.60
0.60
b1
DIMENSIONS
ddd M Z X Y
eee M Z
DETAIL A
Øb (144 PLACES)
aaa Z
A2
A
(Reference LTC DWG # 05-08-1969 Rev Ø)
// bbb Z
36
Z
BGA Package
144-Lead (16mm × 16mm × 5.01mm)
e
L
b
K
J
G
G
F
E
e
PACKAGE BOTTOM VIEW
H
D
C
B
DETAIL A
A
12
11
10
9
8
7
6
5
4
3
2
1
DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL,
BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR
MARKED FEATURE
BALL DESIGNATION PER JESD MS-028 AND JEP95
7
TRAY PIN 1
BEVEL
!
PACKAGE IN TRAY LOADING ORIENTATION
LTMXXXXXX
µModule
BGA 144 0114 REV Ø
PACKAGE ROW AND COLUMN LABELING MAY VARY
AMONG µModule PRODUCTS. REVIEW EACH PACKAGE
LAYOUT CAREFULLY
6. SOLDER BALL COMPOSITION IS 96.5% Sn/3.0% Ag/0.5% Cu
5. PRIMARY DATUM -Z- IS SEATING PLANE
4
3
PIN 1
7
SEE NOTES
3
SEE NOTES
2. ALL DIMENSIONS ARE IN MILLIMETERS. DRAWING NOT TO SCALE
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
COMPONENT
PIN “A1”
F
b
M
LTM4630-1
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
46301fa
6.9850
5.7150
4.4450
4.4450
5.7150
6.9850
LTM4630-1
REVISION HISTORY
REV
DATE
DESCRIPTION
A
08/15
Figure 3: Changed 2500 to 2600 for 1.2% Total DC Accuracy
PAGE NUMBER
12
46301fa
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection
of itsinformation
circuits as described
herein will not infringe on existing patent rights.
For more
www.linear.com/LTM4630-1
37
LTM4630-1
PACKAGE PHOTO
46301 TA02
DESIGN RESOURCES
SUBJECT
DESCRIPTION
µModule Design and Manufacturing Resources
Design:
•
Selector Guides
•
Demo Boards and Gerber Files
•
Free Simulation Tools
µModule Regulator Products Search
1. Sort table of products by parameters and download the result as a spread sheet.
Manufacturing:
•
Quick Start Guide
•
PCB Design, Assembly and Manufacturing Guidelines
•
Package and Board Level Reliability
2. Search using the Quick Power Search parametric table.
TechClip Videos
Quick videos detailing how to bench test electrical and thermal performance of µModule products.
Digital Power System Management
Linear Technology’s family of digital power supply management ICs are highly integrated solutions that
offer essential functions, including power supply monitoring, supervision, margining and sequencing,
and feature EEPROM for storing user configurations and fault logging.
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTM4630
Similar to LTM4630-1B But Without Guaranteed Transient Accuracy
On-board Compensation Circuitry; ±1.5% Total Output DC
Accuracy
LTM4644
Quad Output uModule Regulator
Quad 4A, Configurable Up to 16A
LTM4676
µModule Regulator with Digital Telemetry
PMBus Interface, On-Board EEPROM, Dual 13A, Single 26A
LTM4606
Ultralow Noise
Low Ripple, Low EMI for Powering High-Speed I/O, 6A
LTM4641
µModule Regulator with Advanced Input and Load Protection
10A, 4.5V ≤ VIN ≤ 38V, Latchoff Overvoltage Protection,
Overvoltage Crowbar, UVLO, etc.
38 Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
For more information www.linear.com/LTM4630-1
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com/LTM4630-1
46301fa
LT 0815 REV A • PRINTED IN USA
 LINEAR TECHNOLOGY CORPORATION 2015