PIC16(L)F18313/18323 PIC16(L)F18313/18323 Family Silicon Errata and Data Sheet Clarification The PIC16(L)F18313/18323 family devices that you have received conform functionally to the current Device Data Sheet (DS40001799A), except for the anomalies described in this document. For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger: 1. The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2. 2. 3. The errata described in this document will be addressed in future revisions of the PIC16(L)F18313/18323 silicon. 4. Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A4). 5. Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues. Depending on the development tool used, the part number and Device Revision ID value appear in the Output window. Note: The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip’s programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com). TABLE 1: Using the appropriate interface, connect the device to the hardware debugger. Open an MPLAB IDE project. Configure the MPLAB IDE project for the appropriate device and hardware debugger. Based on the version of MPLAB IDE you are using, do one of the following: a) For MPLAB IDE 8, select Programmer > Reconnect. b) For MPLAB X IDE, select Window > Dashboard and click the Refresh Debug Tool Status icon ( ). If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance. The DEVREV values for the various PIC16(L)F18313/ 18323 silicon revisions are shown in Table 1. SILICON DEVREV VALUES Part Number Device ID(1) Revision ID for Silicon Revision(2) A3 A4 PIC16F18313 3034h 2003h 2004h PIC16LF18313 3036h 2003h 2004h PIC16F18323 3035h 2003h 2004h PIC16LF18323 3037h 2003h 2004h Note 1: 2: The Device IDs (DEVID and DEVREV) are located at addresses 8006h and 8005h, respectively. They are shown in hexadecimal in the format “DEVID DEVREV”. Refer to the “PIC16(L)F183XX Memory Programming Specification” (DS40001738) for detailed information on Device and Revision IDs for your specific device. 2016 Microchip Technology Inc. DS80000666B-page 1 PIC16(L)F18313/18323 TABLE 2: SILICON ISSUE SUMMARY Module Feature Item Number Affected Revisions Issue Summary A3 Oscillators Register Reset Values 1.1 Reset value of OSCTUNE register is 0x20. X Oscillators 32 MHz Clock 1.2 32 MHz Internal Clock Signal is not stable. X Oscillators Fail-Safe Clock Monitor (FSCM) 1.3 The FSCM may fail to trigger. X Oscillators Status Flag 1.4 PLLR bit of OSCSTAT1 register is incorrectly cleared. X EUSART Transmit 2.1 TX pin driven low. X Master Synchronous Serial Port (MSSP) SPI Slave Mode 3.1 Slave Select release during Sleep corrupts data. X Master Synchronous Serial Port (MSSP) SPI Slave Mode 3.2 Receive data lost when Slave Select enable occurs just before Sleep execution. X Master Synchronous Serial Port (MSSP) SPI Slave Mode 3.3 WCOL improperly set in Sleep. X Note 1: A4 Only those issues indicated in the last column apply to the current silicon revision. DS80000666B-page 2 2016 Microchip Technology Inc. PIC16(L)F18313/18323 Silicon Errata Issues Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A4). 1. Module: Oscillators 1.1 Register Reset Values Upon any Power-on Reset (POR), the value in the OSCTUNE register will be 0x20, which is the lowest frequency adjustment allowed. HFFRQ<3:0> Nominal Freq. (MHz) (NOSC = 110) 1 0000 0001 2 0010 Reserved 0011 4 0100 8 16 0101 12 24 0110 16 32 0111 Reserved Reserved 1xxx Reserved Reserved Work around On initial start-up or after any Power-on Reset, write a 0x00 value into the OSCTUNE register, restoring the frequency adjustment back to the factory calibrated setting. Affected Silicon Revisions A3 A4 X 1.2 32 MHz Clock When the 32 MHz internal oscillator frequency is selected by writing ‘110’ to either the RSTOSC<2:0> bits of Configuration Word 1 or the NOSC<2:0> bits of OSCCON1 and writing ‘0111’ or ‘1xxx’ to the HFFRQ<3:0> bits of OSCFRQ, the oscillator will fail to lock at 32 MHz and may become unstable. Work around 1. To achieve a 32 MHz internal oscillator upon power-up or Reset, write ‘000’ to the RSTOSC<2:0> bits of Configuration Word 1, which automatically selects the 32 MHz INTOSC with an internal 2xPLL, sets the HFFRQ<3:0> bits to ‘0110’, and sets the NDIV<3:0> bits of OSCCON1 to ‘0000’ (1:1 divider ratio). 2. To achieve a 32 MHz internal oscillator from an established clock source, write ‘000’ to the NOSC<2:0> bits and ‘0000’ to the NDIV<3:0> bits of OSCCON1, and write ‘0110’ to the HFFRQ<3:0> bits of OSCFRQ. 2016 Microchip Technology Inc. 2xPLL Freq. (MHz) (NOSC = 000) Reserved Affected Silicon Revisions A3 A4 X 1.3 Fail-Safe Clock Monitor (FSCM) The Fail-Safe Clock Monitor may fail to trigger with the loss of the external clock signal when the 4x PLL is enabled. This includes all external clock modes, LP, XT, HS, ECL, ECM, and ECH. Work around None. Affected Silicon Revisions A3 A4 X 1.4 Status Flag When switching from the Internal Oscillator with PLL enabled to an external oscillator with PLL enabled and the clock switch fails, the PLL ready (PLLR) bit of the OSCSTAT1 register is incorrectly cleared. Work around None. Affected Silicon Revisions A3 A4 X DS80000666B-page 3 PIC16(L)F18313/18323 2. Module: EUSART 2.1 Transmit When the EUSART module is enabled (SPEN = 1) with the transmit function disabled (TXEN = 0), the TX assigned pin is driven low. Work around Load the desired logic level into the corresponding LATx register and assign the I/O function via the PPS output register. Affected Silicon Revisions A3 A4 X 3. Module: Master Synchronous Serial Port (MSSP) 3.1 SPI Slave Data Corruption During Sleep When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master releases the SS line (SS goes high) before the device wakes from Sleep and updates SSPBUF, the received data will be lost. Work around Method 1: The SPI master must wait a minimum of parameter SP83 (1.5 TCY + 40 nS) after the last SCK edge AND the additional wake-up time from Sleep (device dependent) before releasing the SS line. Method 2: If both the master and slave devices have an available pin, once the slave has completed the transaction and BF or SSPIF is set, the slave could toggle an output to inform the master that the transaction is complete and that it is safe to release the SS line. Affected Silicon Revisions A3 A4 X 3.2 SPI Slave Data Corruption During Sleep When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master enables SS (SS goes low) within 1 TCY before Sleep is executed, the data written into the SSPBUF by the slave for transmission will remain in the SSPBUF, and the byte received by the slave will be completely discarded. The MSb of the data byte that is currently loaded into SSPBUF will be transmitted on each of the eight SCK clocks, resulting in either a 0x00 or 0xFF to be incorrectly transmitted. This issue typically occurs when the device wakes up from Sleep to process data and immediately goes back to Sleep during the next transmission. Work around The SPI Slave must wait a minimum of 2.25*TCY from the time the SS line becomes active (SS goes low) before executing the Sleep command. Affected Silicon Revisions A3 A4 X 3.3 WCOL Bit Improperly Set During Sleep When the MSSP module is configured with either of the Slave modes listed below and Sleep is executed during transmission, the WCOL bit is erroneously set. Although the WCOL bit is set, it does not cause a break in transmission or reception. Mode 1: SPI Slave mode with SS disabled (SSPM = 0101) and CKE = 0. Mode 2: SPI Slave mode with SS enabled (SSPM = 0100) and SS is not set and then cleared before each consecutive transmission. This typically occurs during multiple byte transmissions in which the master does not release the SS line until all transmission has completed. Work around Method 1: The WCOL bit can be ignored since the issue does not interfere with MSSP hardware. Method 2: Clear the SSPEN after each transaction, then set SSPEN before the next transaction. Affected Silicon Revisions A3 A4 X DS80000666B-page 4 2016 Microchip Technology Inc. PIC16(L)F18313/18323 Data Sheet Clarifications The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001799A): Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity. 1. Module: CCP In Section 28.2, a note box will be added as follows: Note: When the CCP is configured in Compare mode using the ‘toggle output on match’ setting (CCPxMODE<3:0> bits = 0010) and the reference timer is set for an input clock prescale other than 1:1, the output of the CCP will toggle multiple times until finally settling a ‘0’ logic level. To avoid this, the timer input clock prescale select bits must be set to a 1:1 ratio (TxCKPS = 00). 2. Module: Oscillators In Section 6.5, the HFINTOSC Frequency Selection Register (OSCFRQ) will be modified as follows: REGISTER 6-6: OSCFRQ: HFINTOSC FREQUENCY SELECTION REGISTER U-0 U-0 U-0 U-0 — — — — R/W-0/0 R/W-1/1 R/W-1/1 R/W-0/0 HFFRQ<3:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets ‘1’ = Bit is set ‘0’ = Bit is cleared bit 7-4 Unimplemented: Read as ‘0’. bit 3-0 HFFRQ<3:0>: HFINTOSC Frequency Selection bits HFFRQ<3:0> Nominal Freq. (MHz) (NOSC = 110) 0000 0001 0010 0011 0100 0101 0110 0111 1xxx 1 2 Reserved 4 8 12 16 32 32 2016 Microchip Technology Inc. 2xPLL Freq. (MHz) (NOSC = 000) Reserved 16 24 32 Reserved Reserved DS80000666B-page 5 PIC16(L)F18313/18323 3. Module: Resets In Section 5.12, Bit 6 of the Brown-out Reset Control Register (BORCON) will be modified as follows: REGISTER 5-1: BORCON: BROWN-OUT RESET CONTROL REGISTER R/W-1/u R/W-0/0 U-0 U-0 U-0 U-0 U-0 R-q/u SBOREN(1) Reserved — — — — — BORRDY bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets ‘1’ = Bit is set ‘0’ = Bit is cleared q = Value depends on condition bit 7 SBOREN: Software Brown-out Reset Enable bit(1) If BOREN <1:0> in Configuration Words 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled bit 6 Reserved. Bit must be maintained as ‘0’. bit 5-1 Unimplemented: Read as ‘0’’. bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive Note 1: BOREN<1:0> bits are located in Configuration Words. DS80000666B-page 6 2016 Microchip Technology Inc. PIC16(L)F18313/18323 4. Module: Power-Saving Operation In Section 8.3, Bit 0 of the Voltage Regulator Control Register (VREGCON) will be modified as follows: REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER(1) U-0 U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-1/1 — — — — — — VREGPM Reserved bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets ‘1’ = Bit is set ‘0’ = Bit is cleared bit 7-2 Unimplemented: Read as ‘0’ bit 1 VREGPM: Voltage Regulator Power Mode Selection bit 1 = Low-Power Sleep mode enabled in Sleep(2) Draws lowest current in Sleep, slower wake-up 0 = Normal-Power mode enabled in Sleep(2) Draws higher current in Sleep, faster wake-up bit 0 Reserved: Read as ‘1’. Maintain this bit set. Note 1: 2: PIC16(L)F18313/18323 only. See Section 34.0 “Electrical Specifications”. 2016 Microchip Technology Inc. DS80000666B-page 7 PIC16(L)F18313/18323 5. Module: Electrical Specifications In Section 34, Table 34-11: Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer, Brown-out Reset and Low-Power Brownout Reset Specification, will be modified as follows: TABLE 34-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW POWER BROWN-OUT RESET SPECIFICATIONS Standard Operating Conditions (unless otherwise stated) Param. No. Sym. Characteristic Min. Typ.† Max. Units RST01 TMCLR MCLR Pulse Width Low to ensure Reset 2 — — s RST02 TIOZ I/O high-impedance from Reset detection — — 2 s RST03 TWDT Watchdog Timer Time-out Period 10 16 27 ms RST04* TPWRT Power-up Timer Period 40 65 140 ms RST05 TOST Oscillator Start-up Timer Period(1,2) — 1024 — RST06 VBOR Brown-out Reset Voltage(4) 2.55 2.30 1.80 2.70 2.45 1.90 2.85 2.60 2.10 V V V RST07 VBORHYS Brown-out Reset Hysteresis 0 25 75 mV RST08 TBORDC Brown-out Reset Response Time 1 3 35 s RST09 VLPBOR Low-Power Brown-out Reset Voltage 1.8 2.1 2.5 V * † Note 1: 2: 3: 4: Conditions 16 ms Nominal Reset Time TOSC (Note3) BORV = 0 BORV = 1 (PIC16F18325/18345) BORV = 1 (PIC16LF18325/18345) PIC16(L)F18313/18323 These parameters are characterized but not tested. Data in “Typ.” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at “min” values with an external clock applied to the OSC1 pin. When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices. By design. Period of the slower clock. To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 F and 0.01 F values in parallel are recommended. 6. Module: Oscillators In Section 6.6, Register 6-1 Note 4 will be modified as follows: 4: When RSTOSC = 110 (HFINTOSC 1 MHz), the NDIV bits will default to ‘0100’ upon Reset; for all other NOSC settings the NDIV bits will default to ‘0000’ upon Reset. DS80000666B-page 8 2016 Microchip Technology Inc. PIC16(L)F18313/18323 APPENDIX A: DOCUMENT REVISION HISTORY Rev A Document (10/2015) Initial release of this document. Rev B Document (01/2016) Added silicon revision A4 to Tables 1 and 2. 2016 Microchip Technology Inc. DS80000666B-page 9 Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. • Microchip is willing to work with the customer who is concerned about the integrity of their code. • Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated. Trademarks The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries. GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. All other trademarks mentioned herein are property of their respective companies. © 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. ISBN: 978-1-5224-0173-5 QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 == DS80000666B-page 10 Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. 2016 Microchip Technology Inc. Worldwide Sales and Service AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 Germany - Dusseldorf Tel: 49-2129-3766400 Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104 Austin, TX Tel: 512-257-3370 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509 China - Dongguan Tel: 86-769-8702-9880 China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116 India - Pune Tel: 91-20-3019-1500 Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310 Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760 Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 Taiwan - Kaohsiung Tel: 886-7-213-7828 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Venice Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Poland - Warsaw Tel: 48-22-3325737 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820 Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 07/14/15 2016 Microchip Technology Inc. DS80000666B-page 11