High Safety Pulsed Mode Standby GreenLine¿ PWM Controller

MC44604
High Safety Pulsed Mode
Standby GreenLinet
PWM Controller
The MC44604 is an enhanced high performance controller that is
specifically designed for off−line and dc−to−dc converter applications.
Its high current totem pole output is ideally suited for driving a power
MOSFET.
The MC44604 is an evolution of the MC44603A. Like the
MC44603A, the MC44604 has been optimized to operate with
universal ac mains voltage from 80 V to 280 V. It also offers enhanced
safety and reliable power management thanks to its protection features
(foldback, overvoltage detection, soft−start, accurate demagnetization
detection).
In addition, the MC44604 offers a new efficient way to reduce the
standby operating power by means of a so−called pulsed mode
standby operation of the converter, significantly reducing the
converter consumption in standby mode.
16
Current Mode Controller
MARKING DIAGRAM
•
•
•
•
http://onsemi.com
1
PDIP−16
P SUFFIX
CASE 648
Operation Up to 250 kHz Output Switching Frequency
Inherent Feed Forward Compensation
Latching PWM for Cycle−by−Cycle Current Limiting
Oscillator with Precise Frequency Control
16
MC44604P
AWLYYWWG
1
High Flexibility
•
•
•
•
Externally Programmable Reference Current
Secondary or Primary Sensing
High Current Totem Pole Output
Undervoltage Lockout with Hysteresis
A
WL
YY
WW
G
Safety/Protection Features
•
•
•
•
•
•
•
PIN CONNECTIONS
Overvoltage Protection Facility Against Open Loop
Protection Against Short Circuit on Oscillator Pin
Fully Programmable Foldback
Soft−Start Feature
Accurate Maximum Duty Cycle Setting
Demagnetization (Zero Current Detection) Protection
Internally Trimmed Reference
GreenLinet Controllert
• Low Startup and Operating Current
• Pulsed Mode Standby for Low Standby Losses
• Low dV/dT for Low EMI
1
16 Rref
VC
2
15 Standby Management
Output
3
14 Error Amp Input
GND
4
13 Error Amp Output
Foldback Input
5
12 Clamp Error Amp Input
Overvoltage
Protection
Current Sense Input
6
7
11 Voltage Modemax
10 CT
Demagnetization
Detection Input
8
9 Standby
Soft-Start/D
/
Current Set
ORDERING INFORMATION
• This is a Pb−Free Device*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
July, 2009 − Rev. 6
VCC
(Top View)
Features
© Semiconductor Components Industries, LLC, 2009
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
1
Device
Package
Shipping
MC44604PG
PDIP−16
(Pb−Free)
25 Units / Rail
Publication Order Number:
MC44604/D
MC44604
Block Diagram
R ref
V cc
16
Demagnetization
Detection
Demagnetization
Management
8
Clamp Error
Ampllifier Input 12
1
I ref
V CC enable
Reference Block
Supply
Initialization
Block
V ref
V demag out
V ref
Oscillator
Dis(stby)
V OSC
I ref
V ref
Dis(stby)
V ref
Voltage
Feedback 14
Input
+
−
3
OUTPUT
4
GND
6
Overvoltage
Protection
(OVP)
V CC
V cs
Error
AMP
Current
Sense
E/A Output 13
Foldback
Standby (lpk)max
Programmation
5
8
Foldback
Input
VC
Thermal
Shutdown
V stby
Standby
Management
Buffer
Set Q
PWM
Latch
Reset
Dis(stby−latched)
Standby 15
Management
2
Vosc prot
i ref
C T 10
18 V
V stby
V stby
4.7 V
UVLO1
UVLO2
Standby
Current
Set
i ref
Dmax &
Soft−Start
Control
V stby
V stby
7
Current
Sense
Input
Overvoltage
Management
UVLO1
V CC enable
11
Soft−Start
(Css)/Dmax
Voltage Mode
Control
http://onsemi.com
2
UVLO2 V CC enable
Dis(stby−latched)
MC44604
MC44604
MAXIMUM RATINGS
Rating
Pin #
Total Power Supply and Zener Current
Output Supply Voltage with Respect to Ground
2
1
Output Current (Note 1)
− Source
− Sink
3
Symbol
Value
Unit
(ICC + IZ)
30
mA
VC
VCC
18
V
IO(Source)
IO(Sink)
−750
750
mA
Output Energy (Capacitive Load per Cycle)
W
5.0
mJ
Soft−Start
11
VSS
−0.3 to 2.2
V
Clamp Error Amp Input
12
VCLEA
−0.3 to 4.5
V
−0.3 to VCC + 0.3
V
Vin
−0.3 to 5.5
V
Idemag−ib (Source)
Idemag−ib (Sink)
−4.0
10
IE/A (Sink)
20
mA
PD
RqJA
0.6
100
W
°C/W
Operating Junction Temperature
TJ
150
°C
Operating Ambient Temperature
TA
−25 to +85
°C
Foldback Input, Stand−by Management
Overvoltage Protection, Current Sense Input, Rref, Error Amp Input,
Error Amp Output, CT, Stand−by Current Set
Demagnetization Detection Input Current
− Source
− Sink
8
Error Amplifier Output Sink Current
13
mA
Power Dissipation and Thermal Characteristics
Maximum Power Dissipation at TA = 85°C
Thermal Resistance, Junction−to−Air
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Maximum package power dissipation must be observed.
ELECTRICAL CHARACTERISTICS (VCC and VC = 12 V [Note 2], Rref = 10 kW, CT = 820 pF, for typical values TA = 25°C,
for min/max values TA = −25° to +85°C [Note 3], unless otherwise noted.)
Pin #
Characteristic
Symbol
Min
Typ
Max
VOL
−
−
−
−
1.0
1.4
1.5
2.0
1.2
2.0
2.0
2.7
−
−
−
−
0.1
0.1
1.0
1.0
1.0
Unit
OUTPUT SECTION (Note 4)
Output Voltage (Note 5)
Low Level Drop Voltage (ISink = 100 mA)
(ISink = 500 mA)
High Level Drop Voltage (ISource = 200 mA)
(ISource = 500 mA)
3
Output Voltage During Initialization Phase
VCC = 0 to 1.0 V, ISink = 10 mA
VCC = 1.0 to 5.0 V, ISink = 100 mA
VCC = 5.0 to 13 V, ISink = 1.0 mA
3
Output Voltage Rising Edge Slew−Rate (CL = 1.0 nF, TJ = 25°C)
3
dVo/dT
−
300
−
V/ms
Output Voltage Falling Edge Slew−Rate (CL = 1.0 nF, TJ = 25°C)
3
dVo/dT
−
−300
−
V/ms
Voltage Feedback Input (VE/A out = 2.5 V)
14
VFB
2.4
2.5
2.6
V
Input Bias Current (VFB = 2.5 V)
14
IFB−ib
−2.0
−0.6
−
mA
AVOL
65
70
−
V
VOH
VOL
V
ERROR AMPLIFIER SECTION
Open Loop Voltage Gain (VE/A out = 2.0 V to 4.0 V)
Unity Gain Bandwidth
TJ = 25°C
TA = −25° to +85°C
BW
Voltage Feedback Input Line Regulation (VCC = 10 V to 15 V)
2.
3.
4.
5.
14
VFBline−reg
−
−
−
−
−
5.5
−10
−
10
Adjust VCC above the startup threshold before setting to 12 V.
Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
No output signal when the Error Amplifier is in Low State, i.e., VFB = 2.7 V.
VC must be greater than 5.0 V.
http://onsemi.com
3
dB
MHz
mV
MC44604
ELECTRICAL CHARACTERISTICS (VCC and VC = 12 V [Note 6], Rref = 10 kW, CT = 820 pF, for typical values TA = 25°C,
for min/max values TA = −25° to +85°C [Note 7], unless otherwise noted.)
Pin #
Characteristic
Symbol
Min
Typ
Max
Unit
ERROR AMPLIFIER SECTION (continued)
Output Current
Sink (VE/A out = 1.5 V, VFB = 2.7 V)
TA = −25° to +85°C
Source (VE/A out = 5.0 V, VFB = 2.3 V)
TA = −25° to +85°C
13
Output Voltage Swing
High State (IE/A out (source) = 0.5 mA, VFB = 2.3 V)
Low State (IE/A out (sink) = 0.33 mA, VFB = 2.7 V)
13
mA
ISink
ISource
2.0
12
−
−2.0
−
−0.2
5.5
−
6.5
1.0
7.5
1.1
V
VOH
VOL
REFERENCE SECTION
Reference Output Voltage (VCC = 10 V to 15 V)
16
Vref
2.4
2.5
2.6
V
Reference Current Range (Iref = Vref/Rref, R = 5.0 k to 25 kW)
16
Iref
−500
−
−100
mA
DVref
−40
−
40
mV
40.5
40
46
−
48.5
49
Reference Voltage Over Iref Range
OSCILLATOR SECTION
FOSC
Frequency
TA = 0° to +70°C
TA = −25° to +85°C
kHz
Frequency Change with Voltage (VCC = 10 V to 15 V)
DFOSC/DV
−
0.05
−
%/V
Frequency Change with Temperature (TA = −25° to +85°C)
DFOSC/DT
−
0.05
−
%/°C
VOSC(P−P)
−
2.0
−
V
Icharge/Iref
0.35
−
0.43
−
D
78
80
82
%
13.6
14.5
15.4
V
8.6
8.3
9.0
−
9.4
9.6
Oscillator Voltage Swing (Peak−to−Peak)
10
Ratio Charge Current/Reference Current (TA = −25° to +85°C)
Fixed Maximum Duty Cycle = Idischarge/(Idischarge + Icharge)
UNDERVOLTAGE LOCKOUT SECTION
Startup Threshold
1
Vstup−th
Disable Voltage After Threshold Turn−On
TA = 0° to +70°C
TA = −25° to +85°C
1
Vdisable1
Disable Voltage After Threshold Turn−On
1
Vdisable2
7.0
7.5
8.0
V
Delta VCC During Standby (Vstup−th −Vdisable2)
(TA = −25°C to 85°C)
1
Vstup−th
−Vdisable2
1.8
2.0
2.2
V
Vdemag−th
−
Idemag−lb
50
−
−0.5
65
0.25
−
80
−
−
mV
ms
mA
Negative Clamp Level (Idemag = −2.0 mA)
CL(neg)
−
−0.38
−
V
Positive Clamp Level (Idemag = +2.0 mA)
CL(pos)
−
0.72
−
V
0.37
0.36
0.4
−
0.43
0.44
Idischarge
1.5
5.0
−
Vss(CL)
2.2
2.4
2.6
V
Dsoft−start 12k
Dsoft−start
36
−
42
−
49
0
%
V
DEMAGNETIZATION DETECTION SECTION
8
Demagnetization Detect Input
Demagnetization Comparator Threshold (Vpin8 Decreasing)
Propagation Delay (Input to Output, Low to High)
Input Bias Current (Vdemag = 65 mV)
SOFT−START SECTION
Iss(ch)/Iref
Ratio Charge Current/Iref
TA = 0° to +70°C
TA = −25° to +85°C
Discharge Current (Vsoft−start = 1.0 V)
11
Clamp Level
Duty Cycle (Rsoft−start = 12 kW)
Duty Cycle (Vsoft−start (pin11) = 0.1 V)
−
6. Adjust VCC above the startup threshold before setting to 12 V.
7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
http://onsemi.com
4
mA
MC44604
ELECTRICAL CHARACTERISTICS (VCC and VC = 12 V [Note 8], Rref = 10 kW, CT = 820 pF, for typical values TA = 25°C,
for min/max values TA = −25° to +85°C [Note 9], unless otherwise noted.)
Pin #
Symbol
Min
Typ
Max
Unit
Maximum Current Sense Input Threshold
(VFeedback (pin14) = 2.3 V and Vfoldback (pin6) = 1.2 V)
7
Vcs−th
0.93
0.96
1.00
V
Input Bias Current
7
Ics−ib
−10
−2.0
−
mA
tCS−NM
tCS−stby
−
−
120
120
200
200
ns
VOVP−th
2.42
2.5
2.58
V
1.0
−
3.0
ms
16.1
15.9
17
−
17.9
18.1
1.5
1.4
2.0
−
3.0
3.4
Characteristic
CURRENT SENSE SECTION
Propagation Delay (Note 10)
in Normal Mode
in Standby Mode
OVERVOLTAGE SECTION
6
Protection Threshold Level on VOVP
Propagation Delay (VOVP > 2.58 V to Vout Low)
Protection Level on VCC
TA = 0° to +70°C
TA = −25° to +85°C
VCC prot
Input Resistance
TA = 0° to +70°C
TA = −25° to +85°C
V
−
kW
FOLDBACK SECTION (Note 11)
Current Sense Voltage Threshold (Vfoldback (pin5) = 0.9 V)
5
Vcs−th
0.84
0.88
0.89
V
Foldback Input Bias Current (Vfoldback (pin5) = 0 V)
5
Ifoldback−lb
−6.0
−2.0
−
mA
12
Vcl
4.5
4.7
4.9
V
15
Iinit/Iref
126
140
154
−
Tinit
−
−
1.0
ms
CLAMP ERROR AMPLIFIER INPUT
Clamp Level (@ l = 30 mA)
STANDBY PULSED MODE SECTION
Standby Initialization Current Ratio (S1 closed)
Minimum Initialization Current Pulse Width (Note 12)
Standby On Detection Current Ratio
15
Idet/Iref
0.34
0.38
0.42
−
Standby Regulation Current Ratio
15
Ireg/Iref
18
20.5
23
−
Standby Bias Current (S1 and S2 open;
0 V t Vpin15 t Vstup−th) (Note 13)
15
Istby−ib
−1.0
−
2.0
mA
Ipk−stby/Iref
−
0.37
0.36
0.4
0.4
0.43
0.44
Vpin9/Vcs−st
2.4
2.6
2.9
−
16
0.3
20
0.45
24
STANDBY CURRENT SET
Peak Standby Current Setting Ratio
TA = 0° to +70°C
TA = −25° to +85°C
9
Standby Current Sense Threshold Ratio (Note 14)
7
−
−
TOTAL DEVICE
Power Supply Current
Startup (Note 13)
Operating TA = −25° to +85°C (Note 9)
ICC
Power Supply Zener Voltage (ICC = 25 mA)
VZ
18.5
−
−
V
−
−
155
−
°C
Thermal Shutdown
mA
8. Adjust VCC above the startup threshold before setting to 12 V.
9. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
10. Current Sense Input to Output at VTH of MOS transistor = 3.0 V.
11. This function can be inhibited by connecting pin 5 to VCC.
12. This is the minimum time during which the pin 15 current must be higher than Iinit to enable the detection of the transition normal to standby mode.
13. Tested using VCC = 6.0 V, 9.0 V, 13.5 V, the MC44604 being off.
14. Tested using Vpin9 = 0.2 V, 0.4 V, 0.6 V, 0.8 V, 1.0 V.
http://onsemi.com
5
120
120
115
115
PROPAGATION DELAY ( m s )
PROPAGATION DELAY ( m s )
MC44604
110
105
100
95
90
85
80
−50
−25
0
25
50
75
105
100
95
90
85
80
−50
100
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
Figure 1. Propagation Delay Current Sense
Input vs. Temperature
Figure 2. Propagation Delay Current Sense
Input in Standby vs. Temperature
100
PROPAGATION DELAY ( m s )
3.0
3.1
3.0
2.9
2.8
−50
−25
0
25
50
75
2.5
2.0
1.5
1.0
−50
100
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
TA, AMBIENT TEMPERATURE (°C)
Figure 3. Current Sense Gain vs. Temperature
Figure 4. Propagation Delay Current
(Vovp > 2.58 V to Vout Low) vs. Temperature
2.20
2.15
2.10
2.05
2.00
1.95
1.90
1.85
1.80
−50
100
80
V
, DEMAG COMPARATOR
demag−th
THRESHOLD (mV)
Vstup−th −Vdisable2 , DELTA
VCCDURING STAND−BY (V)
−25
TA, AMBIENT TEMPERATURE (°C)
3.2
A VCS,CURRENT SENSE GAIN
110
−25
0
25
50
75
100
75
70
65
60
55
50
−50
TA, AMBIENT TEMPERATURE (°C)
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
Figure 5. Delta VCC During Standby
Figure 6. Demag Comparator Threshold vs.
Temperature
http://onsemi.com
6
100
MC44604
160
70
0.890
0.885
50
GAIN (dB)
40
30
− 60
20
10
0
V cs−th,CURRENT SENSE
THRESHOLD (V), Vph 9 = Q9V
60
−10
−20
0.875
0.870
0.865
0.860
0.855
0.850
0.845
1
10
100
−40
10000
1000
0.840
−50
F, FREQUENCY (kHz)
49000
48000
47000
46000
45000
44000
43000
42000
41000
40000
−50
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
100
Figure 8. Current Sense Voltage Threshold
vs. Temperature
I
/I
det ref
(Standby On Detection Current Ratio)
FOSC, OSCILLATOR FREQUENCY (Hz)
Figure 7. Error Amplifier Gain and Phase vs.
Frequency
100
0.42
0.41
0.40
0.39
0.38
0.37
0.36
0.35
0.34
−50
Figure 9. Oscillator Frequency vs. Temperature
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
100
Figure 10. Standby On Detection Current Ratio
vs. Temperature
2.9
156
V ph 9/ V cs−st,STANDBY CURRENT
SENSE THRESHOLD RATIO
I
/I
init ref
(Standby Initialization Current Ratio)
Vpin5 = 0.9 V
0.880
151
146
141
136
131
126
−50
2.8
2.7
2.6
2.5
2.4
−25
0
25
50
75
100
0
TA, AMBIENT TEMPERATURE (°C)
0.5
1
1.5
2
Vpin9, STANDBY CURRENT SET (V)
Figure 11. Standby Initialization Current Ratio vs.
Temperature
Figure 12. Standby Current Sense
Threshold Ratio
http://onsemi.com
7
2.5
MC44604
23.0
Ireg /I ref , STANDBY REGULATION
CURRENT RATIO
0.44
IPK−STBY /I ref , PEAK STANBY
CURRENT SETTING RATIO
0.43
0.42
0.41
0.40
0.39
0.38
0.37
0.36
−50
−25
0
25
50
75
100
22.5
22.0
21.5
21.0
20.5
20.0
19.5
19.0
18.5
18.0
−50
75
100
1.8
V OH , SOURCE OUTPUT
SATURATION VOLTAGE (V)
Vol , SINK OUTPUT
SATURATION VOLTAGE (V)
50
Figure 14. Standby Regulation Current Ratio
vs. Temperature
0.8
0.6
0.4
0.2
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
100
200
300
400
0
500
0
100
Isink, SINK OUTPUT CURRENT (mA)
200
300
400
500
Isource, OUTPUT SOURCE CURRENT (mA)
Figure 15. Sink Output Saturation Voltage vs.
Sink Current
Figure 16. Source Output Saturation Voltage vs.
Source Current
0.45
24
0.40
ICC , SUPPLY CURRENT (mA)
START UP CURRENT (mA)
25
Figure 13. Peak Standby Current Setting Ratio
vs. Temperature
1.0
20
0.35
0.30
16
0.25
12
0.20
0.15
0.10
0.05
0
0
TA, AMBIENT TEMPERATURE (°C)
1.2
0
−25
TA, AMBIENT TEMPERATURE (°C)
0
2
4
6
8
10
VCC, SUPPLY VOLTAGE (V)
12
8
4
0
14
Figure 17. Startup Current vs. VCC
0
2
4
6
8
10
12
VCC, SUPPLY VOLTAGE (V)
14
Figure 18. Supply Current vs. Supply Voltage
http://onsemi.com
8
16
MC44604
18.0
V CC, OVERVOLTAGE THRESHOLD
(Vcc_prot )
15.5
14.5
VOLTAGE (V)
13.5
Vstup, STARTUP THRESHOLD VOLTAGE
12.5
11.5
10.5
Vdisable1, UVLO1
9.5
8.5
Vdisable2, UVLO2
7.5
6.5
−50
−25
0
25
50
75
100
17.5
17.0
16.5
16.0
−50
Figure 19. Startup Threshold, UVLO1, UVLO2
Voltage vs. Temperature
25
50
75
100
2.60
V ref , REFERENCE VOLTAGE (V)
4.85
4.80
2.55
4.75
4.70
2.50
4.65
4.60
2.45
4.55
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
100
2.40
−50
Figure 21. Clamp Error Amplifier Input vs.
Temperature
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
21.5
21.0
20.5
20.0
19.5
18.0
−50
100
Figure 22. Reference Voltage vs. Temperature
22.0
Y 2 , ZENER VOLTAGE (V)
V , PIN 12 CLAMP LEVEL
cl
0
Figure 20. Protection Level on VCC vs.
Temperature
4.90
4.50
−50
−25
TA, AMBIENT TEMPERATURE (°C)
TA, AMBIENT TEMPERATURE (°C)
−25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
Figure 23. Power Supply Zener Voltage vs.
Temperature
http://onsemi.com
9
100
MC44604
Name
Pin
Pin Description
1
VCC
This pin is the positive supply of the IC.
2
VC
The output high state, VOH, is set by the voltage applied to this pin. With a separate
connection to the power source, it gives the possibility to set by means of an external
resistor the output source current at a different value than the sink current.
3
Output
The output current capability is suited for driving a power MOSFET. A Bipolar
transistor can also be driven for low power applications. The maximum on−time of the
duty cycle can last up to 80% of the switching period.
4
GND
The ground pin is a single return typically connected back to the power source, it is
used as control and power ground.
5
Foldback Input
The foldback function ensures an overload protection. Feeding the foldback input with
a portion of the VCC voltage (1.0 V max) establishes on the system control loop a
foldback characteristic allowing a smoother startup and a sharper overload protection.
The foldback action performs an active current sense clamping reduction. Above
1.0 V the foldback input is no more active.
6
Overvoltage Protection
When the overvoltage protection pin receives a voltage greater than 17 V the device
gets disabled and requires a complete restart sequence. The overvoltage level is
programmable.
7
Current Sense Input
A voltage proportional to the current flowing into the power switch is connected to this
input. The PWM latch uses this information to terminate the conduction of the output
buffer when operating in current mode. A maximum level of 1.0 V allows to limit the
inductor current either in current or voltage mode of operation.
8
Demagnetization Detection
A voltage delivered by an auxiliary transformer winding provides to the
demagnetization pin an indication of the magnetization state of the flyback energy
reservoir. A zero voltage detection corresponds to a complete core demagnetization.
The demagnetization detection ensures a discontinuous mode of operation. This
function can be inhibited by connecting Pin 8 to GND.
9
Standby Current Set
Using an external resistor connected to this pin, the standby burst mode peak current
can be adjusted.
10
CT
The normal mode oscillator frequency is programmed by the capacitor CT choice
together with the Rref resistance value. CT, connected between pin 10 and GND,
generates the oscillator sawtooth.
11
Soft−Start/Dmax/Voltage−Mode
A capacitor or a resistor or a voltage source connected to this pin can temporary or
permanently control the effective switching duty−cycle. This pin can be used as a
voltage mode control input. By connecting pin 11 to Ground, the MC44604 can be
shut down.
12
Clamp Error Amplifier Input
In normal mode, the current drawn from this pin, is used by the Error Amplifier to
perform the regulation. A 4.7 V zener diode clamps the voltage of this pin.
13
E/A Out
The error amplifier output is made available for loop compensation.
14
Voltage Feedback
This is the inverting input of the Error Amplifier. It uses a voltage that is built up using
the current drawn from the pin 12.
15
Standby Management
This block is designed to detect the standby mode. It particularly determines if the
circuit must work in standby or in normal mode at each startup. For that, it uses an
information given by an external arrangement consisting of an opto−coupler. In
standby mode, this block makes the circuit work in the standby configuration, and the
current injected in the pin 15 is used to perform the regulation. In normal mode, this
pin is internally connected to the pin 12.
16
RREF
The RREF values fixes the internal reference current which is used to perform the
precise oscillator waveform. The current range goes from 100 mA up to 500 mA.
http://onsemi.com
10
MC44604
Operating Description Schematics
V CC
V stup−th
V disable1
V disable2
V ref
UVLO1
V Pin 11
(Soft−Start)
ÎÎÎ
ÎÎÎ
Output
(Pin 3)
I CC
17 mA
0.3 mA
Figure 24. Switching Off Behavior
http://onsemi.com
11
MC44604
Operating Description Schematics
V CC
V CC prot
Startup
No−Take Over
Loop Failure
Restart
V stup−th
>2.0 ms
Normal Mode
Vdisable1
V disable2
V ref
UVLO1
V Pin 11
(Soft−Start)
V OVP Out
Output
I CC
17 mA
ÎÎ ÎÎÎÎÎÎÎÎ
ÎÎ
ÎÎÎÎÎÎÎÎ
ÎÎ ÎÎÎÎÎÎÎÎ
0.3 mA
Figure 25. Starting Behavior and Overvoltage
http://onsemi.com
12
ÎÎÎ
ÎÎÎ
ÎÎÎ
MC44604
Operating Description Schematics
Vref
VCSS + 1.6 V
Soft−Start
Internal Clamp
External Clamp
VCT 3.6 V
VCT low 1.6 V
VOSC
Output
(Pin 3)
Figure 26. Soft−Start and Dmax
V demag in
Output
(Pin 3)
Vdemag out
V demag in
Demagnetization
Management
V demag out
Oscillator
Buffer
Figure 27. Demagnetization
http://onsemi.com
13
Output
MC44604
Error Amplifier
Current Sense Comparator and PWM Latch
A fully compensated Error Amplifier with access to the
inverting input and output is provided. It features a typical
DC voltage gain of 70 dB. The non−inverting input is
internally biased at 2.5 V and is not pinned out. The
converter output voltage is typically divided down and
monitored by the inverting input. The maximum input bias
current with the inverting input at 2.5 V is −2.0 mA. This can
cause an output voltage error that is equal to the product of
the input bias current and the equivalent input divider source
resistance.
The Error Amp Output (Pin 13) is provided for external
loop compensation. The output voltage is offset by two
diodes drops ([ 1.4 V) and divided by three before it
connects to the inverting input of the Current Sense
Comparator. This guarantees that no drive pulses appear at
the Source Output (Pin 3) when Pin 13 is at its lowest state
(VOL). This occurs when the power supply is operating and
the load is removed, or at the beginning of a soft−start
interval. The Error Amp minimum feedback resistance is
limited by the amplifier’s minimum source current (0.2 mA)
and the required output voltage (VOH) to reach the current
sense comparator’s 1.0 V clamp level:
The MC44604 can operate as a current mode controller
and/or as a voltage mode controller. In current mode
operation, the MC44604 uses the current sense comparator,
where the output switch conduction is initiated by the
oscillator and terminated when the peak inductor current
reaches the threshold level established by the Error
Amplifier output (Pin 13). Thus the error signal controls the
peak inductor current on a cycle−by−cycle basis. The
Current Sense Comparator PWM Latch configuration used
ensures that only a single pulse appears at the Source Output
during the appropriate oscillator cycle.
The inductor current is converted to a voltage by inserting
the ground referenced sense resistor RS in series with the
power switch Q1.
In normal mode, this voltage is monitored by the Current
Sense Input (Pin 7) and compared to a level derived from the
Error Amp output. The peak inductor current under normal
operating conditions is controlled by the voltage at Pin 13
where:
R
[
f (min)
I
pk
+
RFB
C1
Rf
Error
Amplifier
14 2.5 V
* 1· 4 V
(pin13)
3R
S
pk(max)
[
1· 0 V
R
S
Vin
2R
VC
R
Voltage
Feedback
Input
R1
I
1.0 mA
13
V
The Current Sense Comparator threshold is internally
clamped to 1.0 V. Therefore the maximum peak switch
current is:
3 · 0(1 · 0 V) ) 1· 4 V
+ 22 kΩ
0 · 2 mA
Compensation
[
Current
Sense
Comparator
Foldback 5
Input
+
VOSCPROT
Pin 12
R3
S
R Q
R
4
PWM
Latch
Substrate
MC44604
Current Sense
Comparator
Figure 28. Error Amplifier Compensation
Current
Sense
7
In a preferred embodiment, the feedback signal (current)
is drawn from the pin 12 that is connected to the pin 15 in
normal mode (Note 1). Using a resistor connected on pin 12,
this current generates a voltage that is the input signal of the
error amplifier arrangement.
Q1
3
VOSC
(from Oscillator)
Thermal
Protection
4.7 W
GND
R2
Vdemag out
1.0 V
R2
14
UVLO
C
R
RS
Figure 29. Output Totem Pole
Oscillator
Note 1. The error amplifier is not used in the standby mode
regulation.
The oscillator is a very accurate sawtooth generator.
http://onsemi.com
14
MC44604
The Sawtooth Generation
On−time is only allowed during the oscillator capacitor
charge. So, the maximum duty cycle is 80%. (Note 1)
The demagnetization condition is taken into account by a
second latch (Losc). (Refer to demagnetization § for further
details.)
In the steady state, the oscillator voltage varies between
about 1.6 V and 3.6 V.
Indeed, the sawtooth is obtained by charging and
discharging an external capacitor CT (Pin 10), using two
distinct current sources = Icharge and Idischarge. In fact, CT
is permanently connected to the charging current source
(0.4 Iref) and so, the discharge current source has to be
higher than the charge one to be able to decrease the CT
voltage. This condition is performed, its value being
(2 Iref).
Two comparators are used to generate the sawtooth. They
compare the CT voltage to the oscillator valley and peak
values. The comparison to the low value enables to detect the
end of the discharge phase while the comparison to the high
value determines when the charge cycle must be stopped. A
latch (LDISCH) memorizes the oscillator state.
Oscillator Frequency
The oscillator frequency can be deducted using the
following equations:
.
T
+ C • DVń I
charge
T
charge
T
+ C • DVń I
discharge
T
discharge
where:
Tcharge is the oscillator charge time
DV is the oscillator peak to peak value
Icharge is the oscillator charge current
and
Tdischarge is the oscillator discharge time
Idischarge is the oscillator discharge current
So, as:
fosc = 1 /(Tcharge + Tdischarge) if the REGUL
arrangement is not activated, the following equation can
be obtained:
Vref
0.4 IREF
CVOS PROT
Vosc prot
1V
Vosc
CT< 1.6 V
COSC LOW
DISCHARGE
1.6 V
COSC HIGH
10
CT
R
S
Q
DISCH
f osc X
Demagnetization Block (Note 2)
Vdemag out
To enable the output, the Losc latch complementary output
must be low. Now, this latch reset is activated by the LDISCH
output during the discharge phase. So, to restart, the Losc has
to be set (refer to Figure 30). To perform this, the
demagnetization signal must be low.
In a fly−back, a good means to detect the demagnetization
consists in using the VCC winding voltage. Indeed this
voltage is:
− negative during the on−time,
− positive during the off−time,
− equal to zero for the dead−time with generally a
ringing (refer to Figure 31).
That is why, the MC44604 demagnetization detection
consists of a comparator that can compare the VCC winding
voltage to a reference that is typically equal to 65 mV.
COSC REGUL
0
1
1
0
IREGUL
0 · 395
R •C
T
ref
R
S
3.6 V
Q
LOSC
IDISCHARGE
MC44604
Figure 30. Oscillator
Now, in addition to the charge and discharge cycles, a
third state can exist. This phase can be produced when at the
end of the discharge phase, the oscillator has to wait for a
demagnetization pulse before re−starting. During this
delay, the CT voltage must remain equal to the oscillator
valley value (X1.6 V). So, a third regulated current source
IREGUL controlled by COSC REGUL, is connected to CT in
order to perfectly compensate the (0.4 Iref) current source
that permanently supplies CT.
Note 1. The output is disabled by the signal Vosc prot when VCT
is lower than 1 V. (Refer to Figure 29 and Figure 30.)
Note 2. The demagnetization detection can be inhibited by
connecting pin 8 to the ground.
http://onsemi.com
15
MC44604
Output
Control
Vref
0.75 V
Zero Current
Detection
VPin 8
0.4 Iref
Pin 11
DZ
65 mV
Soft−Start
Capacitor
−0.33 V
On−Time
2.4 V
Dmax
Output
Buffer
VOSC
Oscillator
MC44604
Off−Time Dead−Time
Figure 33. Dmax and Soft−Start Block Diagram
Figure 31. Demagnetization Detection
Maximum Duty Cycle and Soft−Start Control
A diode D has been incorporated to clamp the positive
applied voltages while an active clamping system limits the
negative voltages to typically −0.33 V. This negative clamp
level is sufficient to avoid the substrate diode switching on.
In addition to the comparator, a latch system has been
incorporated in order to keep the demagnetization block
output level low as soon as a voltage lower than 65 mV is
detected and as long as a new restart is produced (high level
on the output) (refer to Figure 33). This process avoids that
any ringing on the signal used on the pin 8, disrupts the
demagnetization detection. Finally, this method results in a
very accurate demagnetization detection.
For a higher safety, the demagnetization block output is
also directly connected to the output, disabling it during the
demagnetization phase (refer to Figure 29).
Oscillator
As explained in the paragraph “oscillator”, the duty cycle
cannot be more than 80%. Now, using the Dmax and
soft−start control, this duty cycle can be limited to a lower
value. Indeed as depicted in Figure 34, the pin 11 voltage is
compared to the oscillator sawtooth, so that the MC44604
output should be disabled as soon as the pin 11 level
becomes lower than the oscillator voltage (refer to Figure 27
and to Figure 25).
R
Q
Demag
S
Figure 34. Maximum Duty Cycle Control
Now, using the internal current source (0,4 Iref), the pin 11
voltage can easily be fixed by connecting a resistor to this
pin.
If a capacitor is connected to pin 11 (without any resistor
or in parallel to a resistor for instance), the pin 11 voltage
increases from 0 to its maximum value progressively (refer
to Figure 26).
Thus, the allowed maximum duty cycle grows for a delay
depending on the capacitor value (and the resistor value
when a resistor is connected).
So, this pin can be used to limit the duty cycle during the
startup phase and thus, to perform a soft−start.
VCC
Negative Active
Clamping System
Vdemag out
Pin 8
65 mV
C DEM
VCT
(Pin 10)
Dmax
Output
Buffer
Pin 11
Voltage
D
Figure 32. Demagnetization Block
http://onsemi.com
16
MC44604
Pin 11
RI
R Connected to
VZ
Pin 11
I = 0.4 Iref
C
VCS grows up till it reaches its maximum value (normally,
VCS max = 1 V).
Then if the output load keeps on increasing, the system is
not able to supply enough energy to maintain the output
regulation. Consequently, the decreasing output can be used
to apply a voltage that diminishes to a value lower than 1 V,
to pin 5, in order to limit the maximum peak current. In this
way, the well known foldback characteristic is obtained
(refer to Figure 36).
The foldback action can be inhibited by connecting the pin
5 to VCC.
C // R
VZ
RI
τ = RC
Figure 35. Different Possible Uses of Pin 11
In any case (particularly if no external component is
connected to pin 11), an internal zener diode (DZ, refer to
Figure 34) is able to clamp the pin 11 voltage to a value VZ
that is higher than the oscillator value and so, that results in
no max duty cycle limitation.
As soon as Vdisable1 is detected, a signal UVLO1 is
generated until the VCC voltage falls down to Vdisable2
(refer to the undervoltage lockout section paragraph).
During the delay between the disable 1 and the disable 2,
using a transistor controlled by UVLO1, the pin 11 voltage
is made equal to zero in order to make the max duty cycle and
soft−start arrangement ready to work for the next restart.
In standby mode, this block is inhibited in order not to
interfere with the Standby Current Set.
Overvoltage Protection
The overvoltage arrangement consists of a comparator
that compares the pin 6 voltage to Vref (2,5 V) (refer to
Figure 37).
Vref
VCC
In
Protection
VOVP
Pin 6
The MC44604 can ensure a high converter reliability
thanks to the protection it offers.
0
Out
2.5 V
11.6 K
Enable
In
2K
COVLO
2.5 V
(Vref)
Demagnetization Detection (Refer to Demag §)
Foldback
As depicted in Figure 28, the foldback input (pin 5)
enables to reduce the maximum VCS value that would be
equal to 1 typically, if there was no foldback action. Finally,
the foldback arrangement is a programmable peak current
limitation.
Vout
Delay τ 5.0 ms
T
τ
VOVP out
Out
Delay
2.0 ms
(If VOVP out = 1.0,
the Output is Disabled)
Figure 37. Overvoltage Protection
If no external component is connected to pin 6, the
comparator non inverting input voltage is nearly equal to:
ǒ11, 6 kΩ2 kΩ) 2 kΩǓ VCC
Ipk max
•
VO
Nominal
So, the comparator output is high when:
ǒ11, 6 kΩ2 kΩ) 2 kΩǓ
New Startup
Sequence Initiated
•
V
w 2, 5 V
CC
V
w 17 V
CC
VCC
Vdisable2
A delay latch (2 ms) is incorporated in order to only take
into account the overvoltages that last at least 2 ms.
If this condition is achieved, VOVPout the delay latch
output becomes high and as this level is brought back to the
input through an OR gate, VOVPout remains high (and so,
the IC output is disabled) until Vref is disabled.
Consequently when an overvoltage longer than 2 ms is
detected, the output is disabled until a new circuit restart.
The VCC is connected when once the circuit has
started−up in order to limit the circuit startup consumption
(T is switched on when once Vref has been generated).
Iout
Overload
Figure 36. Foldback Characteristic
It could be used as a soft−start (by connecting to pin 5, a
gradually increasing voltage) but in fact, it has been
designed to provide the system with an effective overload
protection.
Indeed, as the output load gradually increases, the
required converter peak current becomes higher and so,
http://onsemi.com
17
MC44604
The overvoltage section is enabled 5 ms after the regulator
has started to allow the reference Vref to stabilize.
By connecting external resistors to pin 6, the threshold
VCC level can be changed.
Thus, finally in normal mode, the upper Vcc limit that
enables the output to be active, is 9.4 V (maximum value of
Vdisable1) and so the minimum hysteresis is 4.2 V.
[(Vstup−th)min = 13.6 V].
The large hysteresis and the low startup current of the
MC44604 make it ideally suited for off−line converter
applications where efficient bootstrap startup techniques are
required.
Rref
Pin 16
Vref enable
VCC
(Pin 1)
Standby Management
CSTARTUP
1 0
1
0
Vdisable
7.5 V or
12.5 V
STARTUP
14.5 V
The MC44604 has been designed to detect the transitions
between the standby and normal mode and to manage each
mode in an optimal way.
In standby, the device monitors a pulsed mode that enables
to drastically reduce the power consumption.
Reference Block:
Voltage and Current
Sources Generator
(Vref, Iref, ...)
Pulsed Mode
UVLO1
CUVLO1 (to SOFT−START)
Vdisable1
9.0 V
The MC44604 standby is preferably associated to a
flyback configuration as depicted in Figure 39.
MC44604
Figure 38. VCC Management
Input
Voltage
VCC
Undervoltage Lockout Section
As depicted in Figure 39, an undervoltage lockout has
been incorporated to guarantee that the IC is fully functional
before allowing operation of the system.
Indeed, the VCC is connected to the non inverting input of
a comparator that has an upper threshold equal to 14,5 V
(Vstup−th) and a lower one equal to 7.5 V (Vdisable2) in
normal mode and 14.5 V and 12.5 V in Standby mode
(typical values) (Note 1).
This hysteresis comparator enables or disables the
reference block that generates the voltage and current
sources required by the system.
This block particularly, produces Vref (pin 16 voltage)
and Iref that is determined by the resistor Rref connected
between pin 16 and the ground:
1 = Standby
0 = Normal
Mode
1 0
Lp
mP
Vstby
MC44604
Regulator
Figure 39. Standby Flyback Configuration
In effect, by this means, all the output regulation levels are
divided by the ratio:
V
V
V
I + ref where V + 2.5 V (typically)
ref
ref
R
ref
HV
stby
where VHV is the normal mode high voltage regulation
level, Vstby is the standby mP supply voltage.
For instance, in the case of TV or monitors applications,
the output levels (except the mP supply voltage, Vstby) are
drastically reduced by a ratio in the range of 10.
Consequently, as the output voltages are reduced, the
losses due to the output leakage consumption, are practically
eliminated, without having to disconnect the loads.
In addition to this, VCC is compared to a second threshold
level that is nearly equal to 9 V (Vdisable1) so that in normal
mode, a signal UVLO1 is generated to reset the maximum
duty cycle and soft−start block and so, to disable the output
stage (refer to Max. Duty Cycle and Soft−Start §) as soon as
VCC becomes lower than Vdisable1. In this way, the circuit is
reset and made ready for a next startup, before the reference
block is disabled (refer to Figure 26). In standby, UVLO1 is
not active (there is no need to discharge the soft−start
capacitor as the soft−start pin is maintained short circuited).
Startup Operations
The choice of the right configuration (normal or standby)
is performed at each startup.
Note 1. In standby the difference between V disable2 and
Vstup−th is decreased not to have too low pulsed mode
frequencies.
http://onsemi.com
18
MC44604
Standby Management
That is why, as explained in the transitions §, at each
change of mode, the MC44604 is first turned off so that a
new startup should be performed.
The standby operation consists of two main phases:
− the off phase during which the MC44604 is off.
During this sequence, the circuit Vcc is being charged
and no energy is transferred to the output.
− the active phase during which the MC44604 is on. At
this moment, some power can be drawn from the
mains.
During the active phase, the power conversion is
controlled so that:
− the normal mode regulation means (error amplifier)
and the soft−start are inhibited
− the Vcc undervoltage lockout (Vdisable2) level is
increased from 9 V up to 12.5 V. This limitation of the
Vcc hysteresis enables to increase the pulsed mode
frequency
− the peak inductor current is forced to be constant and
equal to the level programmable by the external
resistor RIpmax connected to the pin 9 so that:
Vcc gets higher than Vstup−th
Startup
YES
Ipin 15 > Idet*
NO
STANDBY
NORMAL MODE
− Pin 15 and pin 12 are kept
disconnected and so, the
E/A input receives no feedback (the regulation is performed by comparing Ipin 15
to Ireg − refer to standby
regulation w)
− the soft−start is inhibited
and its capacitor is discharged
− the lpmax limitation block
is activated (clamp of the
peak current)
− the level Vdisable2 is increased (refer to undervoltage lockout section)
− The pin 15 is connected to pin 12 to provide
the E/A input with a feedback
− the standby block is inhibited
I pmax +
Vstby
VCC
Opto Coupler
Rinit
R
Rdet
Z
mP
R
lpmax
ref
2, 6 R
S
− when the pin 15 current gets higher than the threshold
Ireg (20.5 Iref), this operating mode stops and the
circuit output is latched off.
So, in fact, the active phase is split into two distinct
sequences and finally three phases can be defined (refer to
Figure 32):
− the off phase: the MC44604 is off and the Vcc
capacitor is being charged. When the Vcc gets higher
than Vstup−th, the circuit turns on and the switching
sequence starts
− the switching phase: the circuit is on and forces a
constant peak inductor current. This sequence lasts
until Ipin15 gets higher than Ireg
− the latched phase: the circuit is on but the output is
disabled. This sequence lasts until the standby Vcc
undervoltage lockout voltage (12.5 V) is reached. A
new off phase is then initialized.
* this test is performed
during the first 5 ms of
circuit operation
At each startup, the circuit detects if it must work in
standby or in normal mode configuration.
To do that, the circuit compares the current Ipin15 to Idet
so that, if:
− Ipin15 > Idet: Standby mode
− Ipin15 < Idet: Normal mode
According to the detected mode, the circuit configuration
is set (refer to Figure 40).
This detection phase takes place during the first 5 ms of
circuit operation in order to have the internal signals well
stabilized before the decision is taken.
TL431
I
where: Ipmax is the standby inductor peak current, RS is
the current sense resistor.
Figure 40. Startup Operation
Rreg
0, 4
Pin 15
C
T
MC44604
Figure 41. Standby Pin 15 Arrangement
http://onsemi.com
19
MC44604
detect a sequence during which Ipin15 lower than Ireg
before being able to latch gets higher than Vz).
Vstup (14.5 V)
V CC
Transitions Between Normal Mode and Standby Mode
(Refer to Figure 43)
Stby Vdisable 2 (12.5 V)
V stby
m P supply
voltage
The MC44604 detects a transition by comparing the pin
15 current to:
− Idet (transition standby to normal mode)
− Iinit (transition normal mode to standby)
Each transition detection results in the circuit turning off,
so that the device can work in the new mode after the
following restart.
V pin 15
I zener
• transition normal mode to standby:
I reg
I pin 15
I det
output
ÎÎÎÎ
ÎÎÎÎ
The output is latched off
until the next re−start
This transition is detected by comparing the Ipin15 current
to the threshold current (Iinit).
Iinit is high enough so that the opto coupler current used
for the regulation, never exceeds this value.
The arrangement in Figure 41 is well adapted to this mode
of operation. The mP initializes the standby mode by turning
on the switch T. This results in the C capacitor charge that
produces a peak current in the primary side of the opto
coupler. C and Rinit must be dimensioned so that the opto
coupler primary side generates a pin 15 current higher than
Iinit during more than 1 ms.
time
Figure 42. Standby Regulation
As a consequence, Vstby varies between a peak value
(obtained at the end of the switching phase) and a valley
level (reached at the end of the off phase).
The level of the peak value is controlled by forcing a
current higher than Ireg in pin 15 when this level has reached
the desired value.
The arrangement in Figure 41 allows to obtain this
operation. A zener diode Z is connected so that a current
limited by Rreg, is drawn by this device, when the mP supply
voltage gets higher than Vz. By this way, the current injected
in the pin 15 increases and when this current is detected as
higher than Ireg, the output gets disabled until the next
startup (Note 1).
Practically, the pin 15 current can be expressed as follows
(when the zener is activated):
I
pin15
+ CTR
• transition standby to normal mode:
If the circuit detects that (Ipin15 < Idet) during standby
operation, the circuit is turned off. So, if the normal mode is
maintained at the following startup, the circuit will restart in
a normal mode configuration.
The arrangement in Figure 41 allows to perform this
detection. When the mP detects the end of the standby, it
turns off the switch T and the opto coupler stops supplying
current to the circuit.
V CC
V
* Vopto * V z
stby
R reg
Normal
Mode
Standby Burst Mode
Normal
Mode
time
The transition stand−by to normal mode occurs while
the circuit is off (VCC charge phase)
So, as the Vstby peak value is obtained when (Ipin15 =
Ireg), it can be calculated using the following equation:
R reg
(....)
Standby
where: CTR is the opto coupler gain, Vopto is opto coupler
voltage drop.
V
+ V z ) Vopto )
stby pk
14.5 V
12.5 V
Normal
Mode
I reg
V CC
CTR
Practically, Rreg is chosen very low (in the range of 10 W,
low resistance just to limit the current when Vstby pk gets
higher than Vz):
14.5 V
12.5 V
Normal
Mode
Standby
V
^ V z ) Vopto
stby pk
(....)
Normal
Mode
Standby Burst Mode
Normal
Mode
time
The transition stand−by to normal mode occurs while
the circuit is on (working phase)
Note 1. If the pin 15 current is higher than Ireg at startup, the
output is just shutdown but not latched. The circuit must
Figure 43. Transitions Between Modes
http://onsemi.com
20
MC44604
Application Schematic
185 Vac
to
270 Vac
RFI
Filter
CS
1nF11kV
1 W 15 W
C4....C7
1 nF/1000 V
220 pF
D1 ... D4
1N4007
C1
100 mF
C10 1mF
R15
22 kW
1 kW
C11
1mF
R16
22
kW
8
10
7
11
6
12
13
MC44604P
C9 1 nF
9
C2
100 mF
14
3
15
2
16
R19
10 kW
1
100 nF
1N4937
47 nF
220 pF
Laux
1N4148
R9 180 kW
C14
4.7 nF
R8 15 kW
R26 20 W
Lp
R6
150 W
MTP6N60E
R11 100 W
R14
0.47 W
(1W)
28V/1A
0.1 mF
220 pF
15V/1A
MR852
1000 mF
C18
2.2 nF
MR856
C13
100 nF
1 kW
MCR22−6 1N4148
MR856
100 mF
MR856
1.2 k
5
4
47 k 120 pF
1 mH
R4
C16
100 pF 27 kW
1 nF
0.1 mF
100 pF
VCC
1 kW
120/0.5 A
MR856
22 kW
(5W)
1N4148
R2
68 KW
(2W)
R19
10 kW
RS
4.7 MW
R13
1 kW
(5W)
0.1 mF
220 pF
8V/1A
BC237B
MR852
4700 mF
0.1 mF
VCC
MOC8104
117.5 kW
100 nF
220 kW
4.7 kW
8.2 k 22 W
47 W
4.7 kW
270 W
4.7 k
TL431
12 V
BC237B
4.7 kW
BC237B
http://onsemi.com
21
mP
2.5 kW
MC44604
PACKAGE DIMENSIONS
PDIP−16
P SUFFIX
CASE 648−08
ISSUE T
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS
WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE
MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
−A−
16
9
1
8
B
F
C
L
S
−T−
H
SEATING
PLANE
K
G
D
M
J
16 PL
0.25 (0.010)
M
T A
M
DIM
A
B
C
D
F
G
H
J
K
L
M
S
INCHES
MIN
MAX
0.740 0.770
0.250 0.270
0.145 0.175
0.015 0.021
0.040
0.70
0.100 BSC
0.050 BSC
0.008 0.015
0.110 0.130
0.295 0.305
0_
10 _
0.020 0.040
MILLIMETERS
MIN
MAX
18.80 19.55
6.35
6.85
3.69
4.44
0.39
0.53
1.02
1.77
2.54 BSC
1.27 BSC
0.21
0.38
2.80
3.30
7.50
7.74
0_
10 _
0.51
1.01
GreenLine is a trademark of Motorola, Inc.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850
http://onsemi.com
22
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
MC44604/D