EVAL6474H Stepper motor driver mounting the L6474 Data brief Description The EVAL6474H demonstration board is a microstepping motor driver. In combination with the STEVAL-PCC009V2 communication board and the SPIN evaluation software, the board allows the user to investigate all the features of the L6474 device. The EVAL6474H supports the daisy chain configuration making it suitable for the evaluation of the L6474 in multi motor applications. EVAL6474H Features Voltage range from 8 V to 45 V Phase current up to 3 Arms SPI with daisy chain feature Socket for external resonator or crystal FLAG LED indicator Suitable for use in combination with the STEVAL-PCC009V2 March 2015 DocID022766 Rev 2 For further information contact your local STMicroelectronics sales office. 1/10 www.st.com Board description EVAL6474H Board description Table 1. EVAL6474H specifications Parameter Value Supply voltage (VS) 8 to 45 V Maximum output current (each phase) 3 Arms Logic supply voltage (VREG) Externally supplied: 3.3 V internally supplied: 3 V typical Logic interface voltage (VDD) Externally supplied: 3.3 V or 5 V internally supplied: VREG Low level logic input voltage 0V High level logic input voltage VDD(1) Operating temperature -25 to +125 °C L6474H thermal resistance junction to ambient 21 °C/W typical 1. All logic inputs are 5 V tolerant. Figure 1. Jumper and connector location FLAG LED (Red) Application reference area Power supply connector (8 V - 45 V) JP1: VDD supply from master SPI connector SYNC output JP3: Daisy chain termination Slave SPI connector Master SPI connector JP4: STCK to slave SPI connector JP5: DIR to slave SPI connector JP2: VDD to VREG connection ADCIN input regulation OSCIN/OSCOUT connector Phase A connector Phase B connector AM10269V1 2/10 DocID022766 Rev 2 EVAL6474H Board description Table 2. Jumpers and connectors description Name Type Function J1 Power supply Motor supply voltage J5 Power output Bridge A outputs J6 Power output Bridge B outputs J2 SPI connector Master SPI J3 SPI connector Slave SPI J4 NM connector OSCIN and OSCOUT pins J7 NM connector SYNC output TP1 (VS) Test point Motor supply voltage test point TP4 (VDD) Test point Logic interface supply voltage test point TP5 (VREG) Test point Logic supply voltage/L6474 internal regulator test point TP6 (GND) Test point Ground test point TP2 (STCK) Test point Step clock input test point TP8 (DIR) Test point DIR output test point TP3 (STBY/RES) Test point STBY/RES input test point TP7 (FLAG) Test point FLAG output test point Table 3. Slave SPI connector pinout (J11) Pin number Type 1 Digital input 2 Open drain output L6474 FLAG output 3 Ground Ground 4 Supply EXT_VDD (can be used as external logic power supply) 5 Digital output SPI “Master In Slave Out” signal (connected to the L6474 SDO output through daisy chain termination jumper JP2) 6 Digital input SPI serial clock signal (connected to L6474 CK input) 7 Digital input SPI “Master Out Slave In” signal (connected to the L6474 SDI input) 8 Digital input SPI slave select signal (connected to the L6474 CS input) 9 Digital input L6474 step-clock input 10 Digital input L6474 standby/reset input Description L6474 direction input DocID022766 Rev 2 3/10 10 VREG DocID022766 Rev 2 1 TP4 VDD STCK DIR nCS CK SDI SDO STBY_RESET FLAG C2 + 47uF/6.3V VDD Application reference STCK C14 1nF/4V R1 39k VDD C15 1nF/4V R3 39k C3 C4 + 100nF/6.3V 10uF/4V JP4 MISO SDO J3 2 4 6 8 10 TP5 VREG J4 C13 5 8 7 U1 25 4 23 19 20 18 STCK DIR CS CK SDI SDO STBY_RES FLAG SYNC ADCIN OSCOUT OSCIN VREG 3.3nF/4V 3 24 22 N.M. C5 100nF/4V ADCIN C16 1nF/4V R4 39k VREG VDD CK nCS STBY_RESET FLAG SPI_OUT CON-FLAT-5X2-180M 1 3 5 7 9 DGND SYNC 1 STBY/RES TP3 CK nCS STBY_RESET FLAG 21 GND 2 D1 TP6 L6474 MISO JP1 3 1 10nF/50V BAV99 C11 C1 220nF/16V EPAD J7 R6 39k VDD 1 2 4 6 8 10 EXT_VDD CP JP3 OUT2B OUT1B OUT2A OUT1A PGND PGND AGND N.M. DL1 FLAG TP7 SPI_IN J2 EXT_VDD VREG VDD RED R5 470 2 R2 50k STCK TP2 1 3 5 7 9 JP5 VBOOT 2 VDD 1 1 MISO SDI STCK DIR 1 1 3 DIR 1 EXT_VDD 17 6 DIR TP8 11 VSB VSB VSA VSA 1 10 2 1 C6 SDO JP2 C7 C8 VREG VS 15 14 28 1 100nF/50V 100nF/50V 100nF/50V VDD VS + 100nF/50V C10 TP1 OPTION C9 100uF/63V VS C9A 100uF/63V + VS 1 4/10 16 12 26 2 1 1 2 1A 2A 1B 2B J6 MORSV-508-2P 2 1 J5 MORSV-508-2P 1 2 J1 GND VS MORSV-508-2P Board description EVAL6474H Figure 2. EVAL6474H schematic 27 13 9 29 AM10276V1 EVAL6474H Board description Table 4. Bill of material Item Quantity Reference Value Package 1 1 C1 220 nF/16 V CAPC-0603 2 1 C2 47 µF/6.3 V CAPC-3216 3 1 C3 100 nF/6.3 V CAPC-0603 4 1 C4 10 µF/4 V CAPC-3216 5 1 C5 100 nF/4 V CAPC-0603 6 4 C6, C7, C8, C10 100 nF/50 V CAPC-0603 7 1 C9A 100 µF/63 V CAPE-R8H12-P35 8 1 C9 100 µF/63 V CAPES-R10HXX 9 1 C11 10 nF/50 V CAPC-0603 10 1 C13 3.3 nF/4 V CAPC-0603 11 3 C14, C15, C16 1 nF/4 V CAPC-0603 12 1 DL1 LED diode (red) LEDC-0805 13 1 D1 BAV99 SOT-23 14 1 JP1 Jumper - open JP2SO 15 4 JP2, JP3, JP4, JP5 Jumper - closed JP2SO 16 3 J1, J5,J 6 Screw connector 2 poles MORSV-508-2P 17 2 J2, J3 Pol. IDC male header vertical 10 poles CON-FLAT-5 x 2 - 180 M 18 1 J4 N.M. STRIP254P-M-2 19 1 J7 N.M. TPTH-44SQ70 20 4 R1, R3, R4, R6 39 k RESC-0603 21 1 R2 50 k TRIMM-100 x 50 x 110 - 64 W 22 1 R5 470 RESC-0603 23 8 TP1, TP2, TP3, TP4, TP5, TP6, TP7,TP8 Test point TH 24 1 U1 L6474H HTSSOP28 DocID022766 Rev 2 5/10 10 Board description EVAL6474H Figure 3. EVAL6474H - layout (top layer) AM10271V1 Figure 4. EVAL6474H - layout (inner layer 2) AM10272V1 6/10 DocID022766 Rev 2 EVAL6474H Board description Figure 5. EVAL6474H - layout (inner layer 3) AM10273V1 Figure 6. EVAL6474H - layout (bottom layer) AM10274V1 DocID022766 Rev 2 7/10 10 Board description EVAL6474H Thermal data Figure 7. Thermal impedance graph 25 Zth (°C/W) 20 15 10 5 0 1 100 10 1000 Time (s) AM10275V1 8/10 DocID022766 Rev 2 EVAL6474H Revision history Revision history Table 5. Document revision history Date Revision Changes 02-Feb-2012 1 Initial release. 18-Mar-2015 2 Replaced easySPIN by SPIN in Section : Description on page 1. Removed Figure 3. EVAL6474H - layout (silk screen) from page 6. Minor modifications throughout document. DocID022766 Rev 2 9/10 10 EVAL6474H IMPORTANT NOTICE – PLEASE READ CAREFULLY STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement. Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products. No license, express or implied, to any intellectual property right is granted by ST herein. Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product. ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces information previously supplied in any prior versions of this document. © 2015 STMicroelectronics – All rights reserved 10/10 DocID022766 Rev 2