PDF User Guides

EVAL-ADAU1372Z User Guide
UG-807
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluating the ADAU1372 Quad ADC, Dual DAC, Low Latency, Low Power Codec
EVAL-ADAU1372Z PACKAGE CONTENTS
EVAL-ADAU1372Z EVALUATION BOARD, TOP SIDE
AND BOTTOM SIDE
EVAL-ADAU1372Z evaluation board
EVAL-ADUSB2EBZ (USBi) communications adapter
USB cable with Mini-B plug
Evaluation board/software quick start guide
DOCUMENTS NEEDED
ADAU1372 data sheet
AN-1006 Application Note, Using the EVAL-ADUSB2EBZ
GENERAL DESCRIPTION
This evaluation board provides full access to all analog and
digital inputs/outputs on the ADAU1372. The ADAU1372
register can be controlled by Analog Devices, Inc., SigmaStudio™
software, which interfaces to the board via a USB connection.
The EVAL-ADAU1372Z can be powered by a single AAA battery,
by the USB bus, or by a single 3.8 V to 6 V supply; any of these
are regulated to the voltages required on the board. The printed
circuit board (PCB) is a 4-layer design, with a single ground
plane and a single power plane on the inner layers. The board
contains connectors for external microphones and speakers. The
master clock can be provided externally or by the on-board
12.288 MHz passive crystal.
12946-001
This user guide explains the design and setup of the
EVAL-ADAU1372Z evaluation board.
Figure 1. EVAL-ADAU1372Z Evaluation Board, Top Side
Note that throughout this application note, multifunction pins,
such as SCL/SCLK, are referred to either by the entire pin name
or by a single function of the pin, for example, SCLK, when only
that function is relevant.
12946-002
Complete specifications for the ADAU1372 are available in the
ADAU1372 data sheet available from Analog Devices, and should
be consulted in conjunction with this user guide when using the
evaluation board.
Figure 2. EVAL-ADAU1372Z Evaluation Board, Bottom Side
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 24
UG-807
EVAL-ADAU1372Z User Guide
TABLE OF CONTENTS
EVAL-ADAU1372Z Package Contents .......................................... 1
Controlling Registers Using SigmaStudio ..................................7
Documents Needed .......................................................................... 1
Using the Evaluation Board .............................................................8
General Description ......................................................................... 1
Power...............................................................................................8
EVAL-ADAU1372Z Evaluation Board, Top Side and Bottom
Side ..................................................................................................... 1
Inputs and Outputs .......................................................................8
Revision History ............................................................................... 2
Serial Audio Interface ................................................................ 10
Evaluation Board Block Diagrams ................................................. 3
Communications Header (J1) .................................................. 12
Setting Up the Evaluation Board .................................................... 5
Power-Down ............................................................................... 12
Installing the SigmaStudio Software .......................................... 5
Hardware Description.................................................................... 13
Installing the USBi Drivers ......................................................... 5
Jumpers ........................................................................................ 13
Default Switch and Jumper Settings .......................................... 6
Integrated Circuits (IC) ............................................................. 13
Powering Up the Board ............................................................... 6
LED .............................................................................................. 13
Connecting the Audio Cables ..................................................... 6
Evaluation Board Schematics and Artwork ................................ 14
Setting Up Communications in SigmaStudio........................... 6
Ordering Information .................................................................... 23
Downloading the Default Settings ............................................. 7
Bill of Materials ........................................................................... 23
MPx Pins ..................................................................................... 10
REVISION HISTORY
2/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 24
EVAL-ADAU1372Z User Guide
UG-807
EVALUATION BOARD BLOCK DIAGRAMS
I2C/SPI
COMMUNICATIONS
HEADER
POWER
SUPPLY
REGULATION
POWER/
BYPASS
SWITCH
MP
PINS
ANALOG MIC
INPUTS
ADAU1372
STEREO LINE
INPUT
DIFFERENTIAL
STEREO OUTPUT
DIGITAL MIC
INPUTS
SINGLE-ENDED
STEREO OUTPUT
SERIAL AUDIO
CONNECTOR
OSC
12946-003
MASTER
CLOCK
XTAL
OSCILLATOR
Figure 3. Functional Block Diagram
COMMUNICATIONS
HEADER
POWER SUPPLY
SERIAL AUDIO
CONNECTOR
PDM DIGITAL
MIC INPUTS
ANALOG MIC
INPUTS
MP PINS
AND SWITCHES
CLOCK
XTAL
ADAU1372
DIFF
STEREO
OUTPUT
POWER/BYPASS
SWITCH
SINGLEENDED
STEREO
OUTPUT
Figure 4. Board Layout Block Diagram
Rev. 0 | Page 3 of 24
12946-004
STEREO LINE
INPUT
EVAL-ADAU1372Z User Guide
12946-005
UG-807
Figure 5. Default Jumper and Switch Settings (Solid Black Rectangles Indicate Switch or Jumper Positions)
Rev. 0 | Page 4 of 24
EVAL-ADAU1372Z User Guide
UG-807
SETTING UP THE EVALUATION BOARD
INSTALLING THE SigmaStudio SOFTWARE
SigmaStudio must be installed to use the EVAL-ADAU1372Z.
Download the latest version of SigmaStudio by completing the
following steps:
1.
2.
3.
4.
Click Search for the best driver in these locations, select
Include this location in the search, and click Browse to find
the SigmaStudio 3.x\USB drivers directory (see Figure 8).
Create or log into your myAnalog account at analog.com.
Download the SigmaStudio software from
analog.com/SigmaStudioDownload.
Install SigmaStudio by double clicking
ADI_SigmaStudioRel-<version>.exe and following the
prompts. A computer restart is not required.
Consult ez.analog.com/community/dsp/SigmaDSP for
answers to any questions.
INSTALLING THE USBi DRIVERS
Figure 8. Found New Hardware Wizard—Search and
Installation Options
When the message about Windows logo testing appears, click
Continue Anyway (see Figure 9).
12946-006
SigmaStudio must be installed to use the USBi. When SigmaStudio
has been properly installed, connect the USBi to an available USB
port with the included USB cable. At this point, Windows® XP
recognizes the device (see Figure 6) and prompts the user to
install drivers.
12946-008
For Windows XP
Figure 6. Found New Hardware Notification
12946-009
Click Install from a list or specific location (Advanced) and
then click Next (see Figure 7).
Figure 9. Hardware Installation—Windows Logo Testing Warning
12946-007
The USBi drivers are now installed. Leave the USBi connected to
the PC.
Connect the USBi to an available USB port with the included USB
cable. At this point, Windows 7 recognizes the device and installs
the drivers (see Figure 10).
12946-010
Figure 7. Found New Hardware Wizard—Installation
For Windows 7 and Windows Vista
Figure 10. USBi Driver Installed Correctly
Rev. 0 | Page 5 of 24
UG-807
EVAL-ADAU1372Z User Guide
DEFAULT SWITCH AND JUMPER SETTINGS
SETTING UP COMMUNICATIONS IN SigmaStudio
The J8, J10, J12, and J17 jumpers must be connected, and the
J3 jumper must be set to the USB/EXT power setting. The MPx
pin jumpers (J9) can be connected as desired to use the MPx
push-buttons or switches. The microphone bias jumpers, J11
and J14, can be inserted if microphone bias is needed on Input 0
and Input 1.
Start SigmaStudio by double-clicking the shortcut on the desktop.
To create a new project, click New Project in the File menu or press
CTRL + N. The default view of the new project is called the
Hardware Configuration tab.
POWERING UP THE BOARD
To power up the evaluation board, connect the ribbon cable of
the USBi to J1 (CONTROL PORT) of the EVAL-ADAU1372Z.
12946-012
Switch S7 selects whether the board is to be powered up or if audio
is to be bypassed from input to output with the board powered
down. For normal operation, slide the switch to the left. S1 selects
whether the ADAU1372 is powered from 3.3 V or 1.8 V; the default
is 3.3 V. When powering the board via the USBi, ensure that the
switch on the bottom of the USBi board is set to the correct voltage
(1.8 V or 3.3 V).
To use the USBi in conjunction with SigmaStudio, select it in the
Communication Channels subsection of the toolbox on the left
side of the Hardware Configuration tab, and add it to the project
space by clicking and dragging it to the right (see Figure 12).
Figure 12. Adding the USBi Communication Channel
If SigmaStudio cannot detect the USBi on the USB port of the PC,
the background of the USB label is red (see Figure 13). This lack
of communication can happen when the USBi is not connected or
when the drivers are incorrectly installed.
CONNECTING THE AUDIO CABLES
12946-013
Connect a stereo audio source to J22 (AIN2/3). Connect headphones or powered speakers to J23 (STEREO OUT). The labels
for J22 and J23 are only visible on the bottom of the board (see
Figure 11).
Figure 13. USBi Not Detected by SigmaStudio
12946-014
If SigmaStudio detects the USBi on the USB port of the PC, the
background of the USB label changes to green (see Figure 14).
12946-011
Figure 14. USBi Detected by SigmaStudio
Figure 11. Stereo Out (J23), Left, and Stereo Input, AIN2/3 (J22), Right
Rev. 0 | Page 6 of 24
EVAL-ADAU1372Z User Guide
UG-807
12946-017
To add an ADAU1372 to the project, select it from the Processors
(ICs/DSPs) list and drag it to the project space (see Figure 15).
Figure 17. Link-Compile-Download Button
After the download is complete, the registers for the ADAU1372
can be viewed and changed using SigmaStudio.
CONTROLLING REGISTERS USING SigmaStudio
12946-018
12946-015
With SigmaStudio, users can view and change the register settings
in real time. Click the IC 1—ADAU1372 Register Control tab
on the bottom of the Hardware Configuration window to view and
change the registers and to reveal the tabs on the top of the window
used to view different groupings of registers (see Figure 18).
Figure 15. Adding an ADAU1372
12946-016
To use the USB interface to communicate with the target integrated
circuit (IC), connect it by clicking and dragging a wire between the
blue pin of the USBi and the green pin of the IC (see Figure 16).
The corresponding list of the USBi automatically fills with the
default mode and channel for that IC.
Figure 16. Connecting the USB Interface to an ADAU1372 IC
DOWNLOADING THE DEFAULT SETTINGS
The SigmaStudio default settings for the ADAU1372 set up the
device to send the analog-to-digital converter (ADC) outputs to
the serial ports in two I2S serial streams. The serial input port is
routed to the two digital-to-analog converter (DAC) outputs. To
update all of the registers with the default settings, click the
Link-Compile-Download button once in the main toolbar of
SigmaStudio (see Figure 17). Alternately, press F7.
Figure 18. Hardware Configuration—Register Control in SigmaStudio
Clicking any of these register setting buttons or changing a dropdown box immediately changes the register setting. There is no
need to click the Link-Compile-Download button again. The
Link-Compile-Download button is useful for transferring all
of the settings shown on every tab to the ADAU1372 with one
click. Transferring the settings is a good thing to do when the
device is first powered up. Until the Link-Compile-Download
button is clicked, the settings of the device do not necessarily
reflect the settings shown in SigmaStudio.
Alternatively, use the Read All Registers button to read the state
of the device and update all of the objects in SigmaStudio. This
button is often hidden from view and requires the user to scroll
down to the bottom of the window. The Link-Compile-Download
button is useful when working on hardware changes to quickly
return the device to a known state after cycling the power.
The Capture window at the very bottom of the SigmaStudio
window shows the registers that are being written when a control is
activated.
One other detail about the link-compile-download function is
that it properly sets the phase-locked loop (PLL) and main
clock controls in the proper order to allow the PLL to lock and
start up the internal clocks. The user is not required to select
the proper sequence of controls to start up the ADAU1372.
Rev. 0 | Page 7 of 24
UG-807
EVAL-ADAU1372Z User Guide
USING THE EVALUATION BOARD
Microphone Bias
Power can be supplied to the EVAL-ADAU1372Z in one of three
ways. When Jumper J3 is in the USB/EXT position, power can
be supplied by connecting the EVAL-ADUSB2EBZ (USBi) board
to J1 (see Figure 19) or by connecting a tip positive 3.8 V dc to 6 V
dc power supply on J2.
To add MBIAS0 to AIN0, connect a jumper to the J11 header.
Similarly, MBIAS1 or MBIAS0 can be added to AIN1 by
connecting a jumper to the J14 header (see Figure 21).
12946-019
POWER
Figure 19. Header J1, Control Port
12946-021
To supply power via a 1.5 V battery, J3 must be set to the BATT
position, and the battery must be connected to J5. The on-board
regulator generates the 3.3 V dc or 1.8 V dc supply, determined by
S1, for the on-board circuitry. LED D1 lights up when power is
supplied to the board. To connect power to the ADAU1372,
connect the J8, J10, J12, and J17 jumpers (see Figure 20).
Figure 21. Microphone Bias Headers
12946-020
Enable the microphone bias circuitry in the PGA/ADC tab of
SigmaStudio to use it. The appropriate gain settings can also be
chosen in this tab (see Figure 22).
Figure 20. Power Jumpers
The EVAL-ADAU1372Z has multiple audio input and output
options, including digital and analog. There are four single-ended
analog inputs that are configurable as microphone or line inputs,
dual stereo digital microphone inputs, and two differential outputs
that can also be used in a single-ended configuration.
Analog Microphone Inputs
12946-022
INPUTS AND OUTPUTS
Figure 22. Microphone Bias Enable and Gain
Stereo Line Input
The stereo input jack, J22, accepts a standard stereo TRS 1/8 inch
mini-plug (tip is left, ring is right) with two channels of audio.
For microphone signals, the ADAU1372 analog inputs can be
configured as single-ended inputs with an optional programmable
gain amplifier (PGA) mode.
Rev. 0 | Page 8 of 24
EVAL-ADAU1372Z User Guide
UG-807
Digital Microphones
Pulse density modulated (PDM) digital microphones can be
connected to standard 0.100 inch headers (J6 and J7). For example,
the ADMP521 digital microphone from InvenSense plugs directly
into the header.
Next, set the input of the ADAU1372 to be the digital microphones
instead of the ADCs by selecting the appropriate decimator source
settings. Click the PGA/ADC tab to find and set the decimator
source as shown in Figure 25.
12946-025
To use the digital microphone headers on the EVAL-ADAU1372Z,
ensure that the proper settings are selected in SigmaStudio. Click
the Pin/Pad Control tab. Change the value of the CLKOUT/
ADC_SDATA1/MP6 menu to Clock Output (see Figure 23).
Figure 25. Decimator Source
12946-023
The digital microphones can then be routed via the appropriate
inputs on the audio input cell.
Figure 23. Pin/Pad Control—MP6, Clock Output
The headphone output, J23, connects to any standard 1/8 inch
mini-plug stereo headphones. By setting the HP_EN_L and
HP_EN_R bits in the headphone line output select register
(Address 0x43), the output pins can be driven either by a line
output driver or by a headphone driver. Headphones can be
driven either as single-ended or differential outputs, and there
are bits to disable the LN and RN pins if single-ended.
12946-024
To set the value of BCLK, click the PLL & Clock Control tab
and change the value of the Output Clock Frequency menu to
the desired division on the internal master clock (MCLK) (see
Figure 24).
Headphone Output
Figure 24. Clock Output Enabled/Divided
Rev. 0 | Page 9 of 24
UG-807
EVAL-ADAU1372Z User Guide
Line Outputs
The analog output pins, J19 and J21, can be used to drive
differential loads. In their default settings, these pins can
drive line loads of 10 Ω or greater.
12946-027
To use an external speaker, wires can be soldered to the
unpopulated header pads, J13 and J16 (see Figure 26).
12946-026
Figure 27. Pin/Pad Control—Menus for MPx Pins
Figure 26. Unpopulated J13 and J16 Headers
MPx PINS
The MPx pin jumpers, Header J9, provide access to the MPx pins
(MP0, MP1, MP4, MP5, and MP6) of the ADAU1372, as well as
facilitate the use of the push-buttons on the EVAL-ADAU1372Z
evaluation board. See Figure 37 for the pinout of the header. These
jumpers are used to enable the use of the volume control, mute,
and other capabilities of the ADAU1372.
The MP4 and MP5 pins are connected to the digital microphone
headers, J6 and J7, respectively. The MP6 pin also connects to
both J6 and J7.
SERIAL AUDIO INTERFACE
Serial audio signals in I2S, left justified, right justified, or timedivision multiplexing (TDM) format are available via the serial
audio interface header, J4. This header also includes master clock
input and output connection pins. To use MCLK on the J4 header,
first install a resistor across the R2 pads. The R2 resistor is not
populated from the factory. To use an external MCLK, remove the
R3 resistor from the board to eliminate contention from the
crystal oscillator on the MCLK line (see Figure 28).
12946-028
To use the full functionality of the MPx pins on the ADAU1372,
change the selections in the menus under the Pin/Pad Control tab
in the Hardware Configuration/ADAU1372 Register Control
section of SigmaStudio. An example is shown in Figure 27.
Figure 28. R2 and R3
Rev. 0 | Page 10 of 24
EVAL-ADAU1372Z User Guide
UG-807
TDM/I2S Stream
12946-029
To use the serial audio outputs, connect the LRCLK, BCLK, and
SDATA lines to the appropriate MPx pins on the evaluation board.
The connections are located on the J4 header. The silk screen above
the header helps identify where to connect the clocks and data
(see Figure 29).
After connecting, use SigmaStudio to set the registers for the
desired operation. In the Output/Serial Port tab, under the
Serial Port Control section, the settings can be manipulated to
create the specific data stream desired. These settings include
serial port FS (sample rate), serial port mode, serial port format,
LRCLK/BCLK mode (slave or master), BCLK data change edge,
bit width in TDM mode, BCLK cycles per channel, data input/
output on LSB/MSB, unused TDM outputs, LRCLK mode (as
pulse or 50% duty cycle), and LRCLK polarity (see Figure 30).
12946-030
Figure 29. Serial Audio Port
Figure 30. Serial Port Control
12946-031
When using TDM mode, ensure that the appropriate TDM
output channels are enabled in the TDM Output Channel
section (see Figure 31).
Figure 31. TDM Output Channel
Rev. 0 | Page 11 of 24
UG-807
EVAL-ADAU1372Z User Guide
Use the Signal Routing tab to route the ADCs or serial inputs to
either of the two available serial output lines. Ensure that quad
output asynchronous sample rate converter (ASRC) is enabled (see
Figure 32).
J1 connects to the EVAL-ADUSB2EBZ USBi. More information
about the USBi can be found in the AN-1006 Application Note.
The IC defaults to I2C mode; however, it can be put into serial
peripheral interface (SPI) control mode by pulling the SS pin
low three times.
POWER-DOWN
The power-down header, J15 (/PD), on the silkscreen of the board
provides access to the power-down pin, PD, on the ADAU1372.
Put a jumper on the header to power down all analog and digital
circuits. Before enabling the PD pin, mute the outputs to avoid any
pops or clicks when the IC is powered down (see Figure 33).
Figure 32. Signal Routing
12946-033
12946-032
When using the serial input port, ensure that the input ASRC is
enabled and select which TDM slots or I2S slots are output to
the appropriate DAC outputs. The serial input stream can also
be routed to the serial output stream, which allows the daisychaining of other ADC data into a TDM, 8-channel stream.
COMMUNICATIONS HEADER (J1)
Figure 33. Power-Down Header J15
Rev. 0 | Page 12 of 24
EVAL-ADAU1372Z User Guide
UG-807
HARDWARE DESCRIPTION
JUMPERS
Table 1. Connector and Jack Descriptions
Reference
J1
J2
J3
Functional Name
Control port
5 V dc input
Power select
J4
J5
J6, J7
J8
Serial audio
Battery 1.5 V
Digital microphone inputs
IOVDD 1372_IOVDD
J9
J10
MPx pin jumpers
IOVDD VDD
J11, J14
J12
J13
J15
J16
J17
Microphone bias
DVDD regulator (REG)
Out R
Power down
Out L
VDD AVDD
Description
The header facilitates communication between the evaluation board and USBi board.
The connector provides external power to the board and accepts 3.8 V dc to 6 V dc input.
The jumper is used to select power source for the evaluation board, selectable between
USB/external and battery.
The header accepts serial audio signals in I2S, left justified, right justified, or TDM format.
The jumper used to power the board via a 1.5 V battery.
Headers that allow digital microphones to be connected to the evaluation board.
The jumper supplies power to the IOVDD supply of the ADAU1372 from the power supply
section.
The jumpers used to connect push-buttons on the board to MPx pins on the ADAU1372.
The jumper connects IOVDD on the ADAU1372 to VDD (3.3 V board supply) on the evaluation
board.
The jumpers used to add a microphone bias to the analog microphone inputs, AIN0 and AIN1.
The jumper connects DVDD on the ADAU1372 to its internal regulator.
The jumper provides access to the mono differential right channel output.
The jumper used to power down the ADAU1372 analog and digital circuits.
The jumper provides access to the mono differential left channel output.
The jumper connects AVDD on the ADAU1372 to VDD (3.3 V board supply) on the evaluation board.
INTEGRATED CIRCUITS (IC)
Table 2. IC Descriptions
Reference
U1
U3
U4
Functional Name
ADAU1372 codec
ADP1713AUJZ low dropout (LDO) regulator
ADP1607 boost regulator
Description
The codec being evaluated
Linear regulator that generates 1.5 V from an off board power supply
Boost regulator that generates 1.8 V or 3.3 V for the board supply from a 1.5 V input
LED
Table 3. LED Description
Reference
D1
Functional Name
VDD power LED
Description
The LED illuminates when the evaluation board is powered up.
Rev. 0 | Page 13 of 24
C4 0
C3 7
J2 2
C8
4 7 .0 u F
R5 0
2k00
C1
4 7 .0 u F
J1 4
A B
R4 8
0 R0 0
2k00
R4 5
J1 1
R4 4
2k00
R4 7
49k9
R4 2
R4 1
49k9
0 R0 0
C3 8
O PE N
C1 6
Figure 34. EVAL-ADAU1372Z Evaluation Board Schematic—Digital and Analog Input/Output, Master Clock Generation
10uF
C1 8
10uF
AIN3P
AIN2P
0 R0 0
R5 2
49k9
R5 5
49k9
RI G H T_ I N
R5 4
0 R0 0
R5 3
LEFT_ I N
49 k 9 r esist or s on in pu t s r efer en ce AC cou pli n g
capacit or s t o gr oun d pr ev en t in g pops w h en
'h ot - plu gg in g' in pu t s. Not n ecessar y f or
h ar dw ir ed design
2 .2 u F
2 .2 u F
S t er eo A n alog I n pu t s 2 & 3
J2 0
A n alog I n pu t 1
M I CB I A S1
M I CB I A S0
J1 8
An alog I n pu t 0
C3 4
2 .2 u F
C4 6
O PE N
C4 3
O PE N
C1 0
4 7 .0 u F
C3 3
O PE N
10uF
C1 9
10uF
C1 7
C2
4 7 .0 u F
IOVDD
R1 0
J1 5
AIN3P
C4 1
10uF
A P PL Y S H U N T F O R / PD
1 .0 u F
C3 9
1k00
AIN2P
M I CB I A S0
M I CB I A S1
D M I C _2 _ 3
D M I C _0 _ 1
C1 3
0 .1 0 u F
0 .1 0 u F
12
27
17
18
15
16
13
14
8
9
6
7
36
37
C9
C7
C3 6
0 .1 0 u F
10uF
REG
J1 2
DVDD
28
DVDD
CM
PD
A I N 3 REF
AIN3
A I N 2 REF
AIN2
A I N 1 REF
AIN1
A I N 0 REF
AIN0
M I CBI A S 0
M I CBI A S 1
1772 _ I O V D D
C6
C1 4
C1 2
0 .1 0 u F
0 .1 0 u F
C1 1
C4 2
0 .1 0 u F
10uF
0 .1 0 u F
C3 5
T P5
10uF
J1 7
H PO U T L P/ L O U T L P
H PO U T R P/ L O U T R P
H PO U T L N / L O U T L N
X TA LI / M CLK I N
X TA LO
LRCLK
B CLK
D A C _ S D A T A / M P0
A D C _ S D A T A 0 / M P1
A D C _ S D A T A 1 / C L K O U T / M P6
SDA/ MISO
S CL/ S CLK
A DD R1 / M O S I
A D D R0 / SS
DGND
U1
A D A U 137 2 B C PZ
H PO U T R N / L O U T R N
D M I C 2_ 3 / M P5
D M I C 0_ 1 / M P4
REG _ O U T
24
J8
AGND
11
DGND
30
29
DVDD
19
AVDD
10
AVDD
40
20
39
38
31
32
33
34
35
1
2
3
4
5
25
26
21
22
R7
R5
3 3 R2
3 3 R2
3 3 R2
3 3 R2
3 3 R2
SDA/ MISO
S CL/ S CLK
A D DR1 / M O S I
A D DR0 / S S
R8
R6
R4
R2
O PE N
C3
22 pF
EX T_ M CLK
22 pF
C5
Y1
1 2 . 28 8 M H z
R3
10 0 R
A D C _ S D A T A 1 / C L K O U T / M P6
LRCLK
B CLK
D A C _ S D A T A / M P0
A D C _ S D A T A 0 / M P1
0 R0 0
0 R0 0
0 R0 0
0 R 0R
01 1
R9
+
IOVDD
AGND
R1 2
R1 3
49k9
R5 7
C4 5
47 0 u F
C4 4
47 0 u F
AVDD
EP
41
AGND
23
Rev. 0 | Page 14 of 24
+
M I CB I A S0
O PE N
O PE N
C4
S7
11
8
5
2
R4 3
O PE N
R4 6
O PE N
J1 3
J2 3
EVALUATION BOARD SCHEMATICS AND ARTWORK
S T E R E O O U T PU T
B RD _ RES ET
J2 1
J1 9
M o n o D i ff e r e n t i a l O u t p u t R i g h t
R5 6
49k9
10
12
7
9
6
4
3
1
R5 1
O PE N
4 PD T _ S L I D E _ B B M
LEFT_ I N
R4 9
O PE N
J1 6
M o n o D i ff e r e n t i a l O u t p u t L e f t
RI G H T_ I N
C1 5
12946-034
IOVDD VDD
UG-807
EVAL-ADAU1372Z User Guide
EVAL-ADAU1372Z User Guide
UG-807
PD M D i g i t a l M i cr o p h o n e I n p u t s
D M I C1
D M I C0
I OVDD
10 k0
R3 2
11
9
7
5
3
1
POLARI Z I NGPLUG
12
10
8
6
4
2
DMI C_ 0 _ 1
R3 3
R3 0
10 k0
ADC_ SDATA1 / CLKOUT/ MP6
POLARI Z I NGPLUG 1 0 0 R
M1
M2
J6
SOCKET_ 1 2 W AY_ UNSH ROUD
D M I C3
D M I C2
I OVDD
R3 5
10 k0
POLARI Z I NGPLUG
11
9
7
5
3
1
12
10
8
6
4
2
DMI C_ 2 _ 3
R3 4
R3 1
10 k0
ADC_ SDATA1 / CLKOUT/ MP6
POLARI Z I NGPLUG 1 0 0 R
M3
M4
12946-035
J7
SOCKET_ 1 2 W AY_ UNSH ROUD
Figure 35. EVAL-ADAU1372Z Evaluation Board Schematic—PDM Digital Microphone Interface
S e r i a l A u d i o I n t e r f a ce
R2 9
LRCLK
49 R9
BCLK
DAC_ SDATA/ MP0
ADC_ SDATA0 / MP1
ADC_ SDATA1 / CLKOUT/ MP6
HEADER_12 WAY_ UNSHROUD
2
1
4
3
6
5
8
7
10
9
12
11
J4
Figure 36. EVAL-ADAU1372Z Evaluation Board Schematic—Serial Audio Interface
Rev. 0 | Page 15 of 24
12946-036
EXT_ MCLK
UG-807
EVAL-ADAU1372Z User Guide
I OVDD
R4 0
10 k0
R3 9
10k0
R3 8
10k0
R3 7
10k0
R3 6
10 k0
C3 2
0 .10 u F
S4
V o l u m e - ( M P6 )
S6
J9
H EA D ER_ 1 0 W A Y_ U N S H RO U D
1
3
5
7
9
A D C_ S D A TA 1 / CLK O U T/ M P6
A D C_ S D A TA 0 / M P1
D A C_ S D A TA / M P0
D M I C_ 0 _ 1
D M I C_ 2 _ 3
V O L+ ( M P1 )
2
4
6
8
10
S5
( M P0 )
S3
( M P4 )
M P PI N JU M PERS
S8
12946-037
( M P5 )
Figure 37. EVAL-ADAU1372Z Evaluation Board Schematic—MPx Pin Jumpers
USB_5 V
2
EN
R25
10 k0
7
C2 3
10 n F
VDD
FB
J10
3
R28
1 62 k
C2 4
V DD S EL
S1
R26
R1
1 00 R
1 V8
BRD_RESET
C3 0
10 uF
C26
J5
1 37 k
C29
0.10 u F
TP3
5
SW
U4 VOUT 6
VI N
GND
1
B A TT
RAPC7 22 X
EPAD
U S B / EX T
4
2
3
1
I OVDD
TP4
ADP1 6 07 ACPZ- R7
J3
A B
EXT_5 V
10 u F
C27
SPDT
C2 8
0 .10 uF
TP7
TP6
3 V3
C31
10 u F
0 .10 uF
R2 7
3 74 k
TP2
TP1
C20
0 .10 uF
D1
B a tt e r y I n p u t
1 .5 V Max im u m
C2 1
0 .10 uF
Plan e Decou pli n g
Figure 38. EVAL-ADAU1372Z Evaluation Board Schematic—Power Supply
IOVDD
IOVDD
Co n t r o l Po r t I n t e r f a ce
USB_5 V
R2 1
O PEN
R1 4
2k67
S CL/ S CLK
R2 2
1
3
5
7
9
A D D R0 / S S
R1 7
O PEN
O PEN
O PEN
I OVDD
C2 2
0 .1 0 u F
R1 5
2k67
R1 6
SDA/ MISO
J1
2
4
6
8
10
H EA D ER_ 1 0 W A Y_ PO L
R2 0
B RD _ RES ET O PEN
R1 9
A D D R1 / M O S I
O PEN
R1 8
10 k0
R2 3
10 k0
2
I C Mode
S CL
R1 4
SDA
R1 5
A DD R0
R23 / R2 1
A DD R1
R18 / R2 0
C47
0 .10 uF
S PI M o d e
S C LK
R1 7
MOSI
R1 9
SS
R2 2
MISO
R1 6
C o n t r o l Po r t Pi n s
1 : S CL
2 : O PE N
3 : SDA
4 : USB_5 V
5 : MISO
6 : B R D _ R ES E T
7 : S C LK
8 : MOSI
9 : SS
10 : GND
Figure 39. EVAL-ADAU1372Z Evaluation Board Schematic—Control Port Interface
Rev. 0 | Page 16 of 24
C4 8
0 .10 uF
Gr een Diff used
12946-039
J2
2 .2 u H
PW R S E L
ADP1 7 13 AUJZ - 1 .5 - R7
1
5
IN
OUT
3
4
EN
BYP
GND
U3
2
12946-038
L1
D2
D3
UG-807
12946-040
EVAL-ADAU1372Z User Guide
Figure 40. EVAL-ADAU1372Z Evaluation Board Layout—Top Assembly
Rev. 0 | Page 17 of 24
EVAL-ADAU1372Z User Guide
12946-041
UG-807
Figure 41. EVAL-ADAU1372Z Evaluation Board Layout—Top Copper
Rev. 0 | Page 18 of 24
UG-807
12946-042
EVAL-ADAU1372Z User Guide
Figure 42. EVAL-ADAU1372Z Evaluation Board Layout—Power Plan, Layer 3
Rev. 0 | Page 19 of 24
EVAL-ADAU1372Z User Guide
12946-043
UG-807
Figure 43. EVAL-ADAU1372Z Evaluation Board Layout—Ground Plane, Layer 2
Rev. 0 | Page 20 of 24
UG-807
12946-044
EVAL-ADAU1372Z User Guide
Figure 44. EVAL-ADAU1372Z Evaluation Board Layout—Bottom Copper
Rev. 0 | Page 21 of 24
EVAL-ADAU1372Z User Guide
12946-045
UG-807
Figure 45. EVAL-ADAU1372Z Evaluation Board Layout—Bottom Assembly
Rev. 0 | Page 22 of 24
EVAL-ADAU1372Z User Guide
UG-807
ORDERING INFORMATION
BILL OF MATERIALS
Table 4.
Qty.
16
1
1
1
3
1
2
3
2
5
1
2
4
6
1
1
Designator
C6 to C7, C9, C11 to C14,
C20 to C22, C28 to C30,
C32, C47 to C48
R9, R11 to R13, R42, R48,
R53 to R54
C24
C39
R30, R31
R3
R1
R18, R23, R25, R32 to R40
C23
C16 to C19, C26 to C27, C31,
C35 to C36, C41 to C42
R26
R28
R10
C34, C37, C40
L1
C3, C5
R44 to R45, R50
R14 to R15
R4 to R8
R27
C44 to C45
C1 to C2, C8, C10
R41, R47, R52, R55 to R57
R29
S7
1
1
1
1
1
1
Y1
U1
U4
U3
J1
J9
137 kΩ chip resistor, 1%, 63 mW, thick film, 0402
162 kΩ chip resistor, 1%, 63 mW, thick film, 0402
1.00 kΩ chip resistor, 1%, 63 mW, thick film, 0402
2.2 µF multilayer ceramic, 10 V, X7R, 0603
2.2 µH inductor
22 pF multilayer ceramic, 50 V, NP0, 0402
2.00 kΩ chip resistor, 1%, 63 mW, thick film, 0402
2.67 kΩ chip resistor, 1%, 63 mW, thick film, 0402
33.2 Ω chip resistor, 1%, 63 mW, thick film, 0402
374 kΩ chip resistor, 1%, 63 mW, thick film, 0402
470 µF SMD tantalum capacitor, SMD D, 6.3 V
47.0 µF ceramic capacitor, 6.3 V, X7R, 1210
49.9 kΩ chip resistor, 1%, 63 mW, thick film, 0402
49.9 kΩ chip resistor, 1%, 63 mW, thick film, 0402
Four-pole, double-throw slide switch vertical
break-before-make
12.288 MHz crystal, SMT, 18 pF
Quad ADC, dual DAC codec
Synchronous boost dc-to-dc converter
Fixed low dropout voltage regulator
10-way shroud polarized header, 2 × 5
10-way unshrouded jumper, 2 × 6
1
J4
12-way unshrouded jumper
7
J5, J8, J10 to J12, J15, J17
2
J3, J14
2-pin header, unshrouded jumper, 0.10 inch;
use shunt Tyco 881545-2
Three-position SIP header
1
2
6
10
D1
D2 to D3
J18 to J23
R16 to R17, R19 to R22,
R43, R46, R49, R51
R2
C4, C15, C33, C38, C43, C46
J2
8
1
1
2
1
1
12
1
11
1
6
1
Description
0.10 µF multilayer ceramic, 16 V, X7R (0402)
Part Number
ECJ-0EX1C104K
Manufacturer
Panasonic EC
0 Ω chip resistor, 5%, 63 mW, thick film, 0402
ERJ-2GE0R00X
Panasonic EC
1.0 µF multilayer ceramic, 16 V, X7R, 0603
1.0 µF multilayer ceramic, 16 V, X7R, 0603
100 Ω chip resistor, 1%, 63 mW, thick film, 0402
100 Ω chip resistor, 1%, 100 mW, thick film, 0603
100 Ω chip resistor, 1%, 125 mW, thick film, 0805
10 kΩ chip resistor, 1%, 63 mW, thick film, 0402
10 nF multilayer ceramic, 25 V, NP0, 0603
10 µF multilayer ceramic, 10 V, X7R, 0805
GRM188R71C105KA12D
EMK107BJ105KA-TR
MCR01MZPF1000
ERJ-3EKF1000V
ERJ-6ENF1000V
MCR01MZPF1002
C1608C0G1E103J
GRM21BR71A106KE51L
Murata ENA
Taiyo Yuden
Rohm
Panasonic EC
Panasonic EC
Rohm
TDK Corporation
Murata ENA
ERJ-2RKF1373X
ERJ-2RKF1623X
ERJ-2RKF1001X
GRM188R71A225KE15D
LQH32PN2R2NN0L
GRM1555C1H220JZ01D
ERJ-2RKF2001X
CRCW04022K67FKED
RMCF0402FT33R2
ERJ-2RKF3743X
TR3D477M6R3C0200
GCM32ER70J476KE19L
CRCW040249K9FKED
MCR01MZPF49R9
ASE4204
Panasonic ECG
Panasonic ECG
Panasonic EC
Murata ENA
Murata Electronics
Murata ENC
Panasonic EC
Vishay/Dale
Stackpole
Panasonic ECG
Vishay/Sprague
Murata
Vishay/Dale
Rohm
Tyco Electronics
Green diffused, 10 millicandela, 565 nm, 1206
Schottky, 30 V, 0.5 A, SOD123 diode
Stereo mini jack
Do not stuff
ABM3B-12.288MHZ-10-1-U-T
ADAU1372BCPZ
ADP1607ACPZ-R7
ADP1713AUJZ-1.5-R7
N2510-6002RB
PBC05DAAN or
cut PBC36DAAN
PBC06DAAN or cut
PBC36DAAN
PBC02SAAN; or
cut PBC36SAAN
PBC03SAAN; or
cut PBC36SAAN
SML-LX1206GW-TR
MBR0530T1G
SJ-3523-SMT
Open
Abracon Corporation
Analog Devices
Analog Devices
Analog Devices
3M
Sullins Connector
Solutions
Sullins Connector
Solutions
Sullins Connector
Solutions
Sullins Connector
Solutions
Lumex Opto
On Semiconductor
CUI, Inc.
Do not stuff
Do not stuff
Do not stuff
Mini power jack, 0.08 inch, R/A, TH
Open
Open
RAPC722X
Do not stuff
Do not stuff
Switchcraft
Rev. 0 | Page 23 of 24
UG-807
Qty.
2
1
5
7
2
Designator
J6 to J7
S1
S3to S6. S8
TP1 to TP7
J13, J16
EVAL-ADAU1372Z User Guide
Description
12-way socket unshrouded, 2 × 6
Single-pole, double-throw slide switch PC mount
Tact switch long stroke (normally open)
Mini test point, white, 0.1 inch, OD
Do not stuff
Part Number
PPPC062LFBN-RC
EG1271
B3M-6009
5002
Open
Manufacturer
3M
E-Switch
Omron Electronics
Keystone Electronics
Do not stuff
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set
forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have
read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”),
with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary,
non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and
exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer
shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any
entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation
Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any
portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board
to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or
alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply
with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the
Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH
RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT
LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS
LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED
TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00).
EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to
exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action
regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The
United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2015 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG12946-0-2/15(0)
Rev. 0 | Page 24 of 24