Preliminary Datasheet TLE6288 R TLE 6288 R : Smart 6 Channel Peak&Hold Switch Features Product Summary • 3 Channel high side with adjustable P&H current control • 3 Channel high / low side configurable • Protection Over Current (current limitation) Overtemperature Overvoltage (active clamping) • Diagnosis Over Current Over Temperature Open Load (Off-State) Short to Ground (Off-state, lowside configuration) Short to Vbb (Off-state, highside configuration) • Interface and Control 16 Bit Serial Peripheral Interface (2bit/CH) Device programming via SPI Separate diagnosis output for each CH ( DIAG1 – 6) General Fault Flag + Overtemperature Flag Direct parallel control of all channels General enable signal to control all channels simultaneously Supply voltage On resistance Lowside clamping voltage Highside clamping voltage Peak current range Hold current range Peak time range Fixed off time range VS RON 1-6 Vcll (max) Vclh (max) Ipk Ihd Ip Ifo 4.5 – 5.5 V 0.15 Ω +55 V -19 V 1.2 - 3.6 A 0.7 - 2 A 0 - 3.6 ms 100 – 400 µs P-DSO 36-12 • Low Quiescent Current • Compatible with 3.3V and 5V Microcontrollers • Electostatic discharge (ESD) protection of all pins Ordering Code: Application • Solenoids, Relays and Resistive Loads • Fast protected Highside Switching (PWM up to >10kHz) • Peak and Hold Loads (valves, coils) General description The TLE6288 R is a 6-channel (150mΩ) Smart Multichannel Switch in SPT4 Technology. The IC has embedded protection, diagnosis and configurable functions. Channel 1-3 are highside channels with integrated charge pump and can be programmed individually to do autonomous peak and hold current regulation with PWM. Channel 4-6 (also with integrated charge pump) can be configured to work as highside Switch or lowside Switch. This IC can be used to drive standard automotive loads in highside or lowside applications with switching frequencies up to 10kHz. In addition the TLE6288R can be used to drive autonomously up to 3 inductive Peak&Hold (valves, coils) loads with programmable peak and hold current values. Vp2 Fault Reset VDO VCC CLKProg Channel 1-3 IN 1 Logic IN 6 DIAG 1 DIAG 5 DIAG 6 Overtemp. Current Regulation Peak&Hold DOUT 2 SOUT 2 Channel 4 -6 Highside/ Lowside 150 mΩ Chargepump SPI SO GND Page 1 SOUT 1 Diagnosis SCLK CS SI Highside 150 m Protection Configuration FSIN DOUT 1 Protection Diagnosis DOUT 3 / VB SOUT 3 DOUT 4 SOUT 4 DOUT 5 SOUT 5 DOUT 6 SOUT 6 VCP 13.01.2003 Preliminary Datasheet TLE6288 R 1. Block Diagram Reset VDO DOUT 3 / VB VCC Vcc VB . Fault Channel 3 Highside 300 m Ω Peak&Hold . . . . . . . CLKProg IN 1 IN 2 IN 3 IN 4 IN 5 IN 6 Logic Driver Diagnosis DIAG 1 DIAG 5 DIAG 6 Overtemp. Vcc GND . SCLK SOUT 3 Channel 2 Highside 300 m Ω Peak&Hold DOUT 2 Channel 1 Highside 300 m Ω Peak&Hold DOUT 1 Channel 4 Highside/ Lowside 300 mΩ DOUT 4 Channel 5 Highside/ Lowside 300 mΩ DOUT 5 Channel 6 Highside/ Lowside 300 mΩ DOUT 6 SOUT 2 SOUT 1 SOUT 4 SOUT 5 SOUT 6 Vcc CS . SI GND SO . SPI Vcc . FSIN Vp2 Charge pump GND Page 2 VCP 13.01.2003 Preliminary Datasheet TLE6288 R 2. Functional description Block diagram will be added Channel 1..3: Only High Side Drive with Charge Pump. Current Control Default 2.4A peak and 1A hold with adjustable values by SPI Types of current control are switched by SPI. ( Refer to Fig. 1) Current regulation: Peak Current Controller with fixed Off-Time Peak Current, Peak Time, Hold Current and Off-Time can be selected by SPI to set average and ripple current for a given load Channel 4..6: Either High or Low Side Drive is configurable (by SPI) Open load detection and switch bypassed detection can be deactivated by SPI Vp2 Page 3 13.01.2003 Preliminary Datasheet TLE6288 R Protection: The TLE6288R has integrated protection functions1 for overload and short circuit (active current limitation), Overtemperature, ESD at all pins and overvoltage at the power outputs (zener clamping). Output Stage Control: Parallel Control and SPI Control A Boolean operation (either AND or OR) is performed on each of the parallel inputs IN 1..6 and respective SPI data bits, in order to determine the states of the respective outputs. The type of Boolean operation performed is programmed via the serial interface. Both, parallel inputs and respective SPI databits are high active. Truth table IN 1…6 parallel Input SPI Bit Output OR Output AND 0 0 OFF OFF 0 1 ON OFF 1 0 ON OFF 1 1 ON ON AND Output Driver OR Serial Input bits 6 -11 of command „Channels on / off „ Each output is independently controlled by an output latch and a common reset line FSIN, which disables all outputs. A logic high input ‘data bit’ turns the respective output channel ON, a logic low ‘data bit’ turns it OFF. Overtemperature Behavior: Each channel has an overtemperature sensor and is individually protected against overtemperature. As soon as overtemperature occurs the channel is immediately turned off. In this case here are two different behavoirs of the affected channel that can be selected by SPI (for all channels generally). Autorestart: as long as the input signals of the channel remains on (e.g. parallel input high) the channel turns automatically on again after cooling down. Latching: After overtemperature shutdown the channel stays off until the this ovetemperature latch is reset by a new LÆH transition of the input signal. Note: These overtemperature sensors of the channels are only active if the channel is turned on. An additional overtemperature sensor is located in the logic of the device. I monitors permanently the IC temperature. As soon as the IC temperature reaches a specified level an overtemperature fault will be indicated. 1 Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation. Vp2 Page 4 13.01.2003 Preliminary Datasheet TLE6288 R Current Regulator : Peak current control with fixed off-time Hold only : When the channel is turned on externally (SPI or parallel input) the current rises to the programmed hold current level. Then the channel is internally turned off and a timer is started for a constant off-time (e.g. 200µs). After this time the channel is internally turned on again until the hold current level is reached again and so on. This regulation workes automatically until the channel is turned of externally. Peak and hold mode with minimum peak time: When the channel is turned on the current rises to the programmed peak current level. Then the channel is internally turned off, the current regulator changes to hold current values and a timer is started for a constant off-time. After this time the channel is internally turned on again until the hold current value is reached and then again turned off for the fixed off time. This regulation workes automatically until the channel is turned of externally. Peak and hold mode with programmed peak time: When the channel is turned on the current rises to the programmed peak current level. Then the channel is internally turned off and a timer is started for a constant off-time. After this time the channel is internally turned on again until the peak current value is reached and then again turned off. This works until the programmed peak time is over. Then the current regulator changes to hold current values and workes as described under "hold only". Peak Current, Peak Time, Hold Current and fixed Off-Time can be set via SPI. To avoid regulation disturbances by current transients during switching (e.g. caused by ESD capacitors at the outputs) the current regulator has a "leading edge blanking" of typical 20µs in all three regulation modes. After turning on the DMOS (internally or externally) the current regulation circuit is deactivated for the first 20µs. This guarantees that switching of the DMOS itself or charging of small capacitors at the output (e.g. ESD) is not disturbing the current regulation. Simplified functional block diagram: Vp2 Page 5 13.01.2003 Preliminary Datasheet TLE6288 R Current Waveforms of the different current control modes Input Signal No Regulation Current defined only by load Ihd Hold only tfo Ipk Ihd Peak & Hold with min. peak time tfo Ipk tfo Ihd Peak and Hold with set peak time tfo tp Fig.1 Current forms of the different current control modes of channel 1-3 Vp2 Page 6 13.01.2003 Preliminary Datasheet TLE6288 R 3. Pin Configuration SOUT4 DOUT4 DOUT1 SOUT1 IN4 IN1 DIAG1 DIAG2 DIAG3 DIAG4 DIAG5 DIA6/Overtemp IN2 IN5 SOUT2 DOUT2 DOUT5 SOUT5 Pin Nr. 1 2 3 36 35 34 4 5 6 7 8 33 32 31 30 29 9 10 11 12 TLE6288 R (S0999) 28 27 26 25 13 14 15 16 24 23 22 21 17 18 20 19 SOUT6 DOUT6 Package: Power-P-DSO-36 0.65mm Pitch SI _CS SCLK CLK Prog SO VDO VCC Reset IN6 IN3 Fault GND FSIN VCP DOUT3 SOUT3 Name Function Name Function 1 SOUT4 Source Output CH 4 (high / low side) 19 SOUT3 Source Output CH 3 (high side) 2 DOUT4 Drain Output CH 4 (high / low side) 20 DOUT3 Drain Output CH 3(high side) 3 DOUT1 Drain Output CH 1(high side) 21 VCP Charge Pump pin 4 SOUT1 Source Output CH 1 (high side) 22 FSIN All Channels Enable / Disable 5 IN4 Control Input Channel 4 23 GND Logic Ground 6 IN1 Control Input Channel 1 24 Fault General Fault Flag 7 DIAG1 Diagnostic Output CH 1 25 IN3 Control Input Channel 3 8 DIAG2 Diagnostic Output CH 2 26 IN6 Control Input Channel 6 9 DIAG3 Diagnostic Output CH 3 27 Reset Reset pin (+ Standby Mode) 10 DIAG4 Diagnostic Output CH 4 28 VCC Logic Supply Voltage (5V) 11 DIAG5 Diagnostic Output CH 5 29 VDO Supply Pin for digital outputs 12 DIAG6/Overtemp Diagnostic Output CH 6 / Overtemp 30 SO SPI Serial Data Output 13 IN2 Control Input Channel 2 31 CLKProg Program pin of SPI Clock 14 IN5 Control Input Channel 5 32 SCLK SPI Serial Clock 15 SOUT2 Source Output CH 2 (high side) 33 CS SPI Chip Select 16 DOUT2 Drain Output CH 2(high side) 34 SI SPI Serial Data Input 17 DOUT5 Drain Output CH 5 (high / low side) 35 DOUT6 Drain Output CH 6 (high / low side) 18 SOUT5 Source Output CH 5 (high / low side) 36 SOUT6 Source Output CH 6 (high / low side) Vp2 Pin Nr. Page 7 13.01.2003 Preliminary Datasheet TLE6288 R 4. Pin description: DOUT 1-3 – Drain of the 3 highside channels. These pins must always be connected to the same power (battery) supply line. SOUT 1-3 – Source of the three highside channels. Outputs of the highside channels where the load is connected. DOUT 4-6 – Drain pins of the three configurable channels. In highside configuration they must be connected to the same voltage as DOUT 1-3. In lowside configuration they are the output pins and connected to the load. SOUT 4-6 – Source of the three configurable channels. In highside configuration they are the outputs and connected to the load. In lowside configuration they must be connected with GND. IN 1-6 – Parallel input pins for the 6 power outputs. These pins have an internal pull down structure. GND – Logic ground pin. FSIN – Disable pin. If the FSIN pin is in a logic low state, it switches all outputs OFF. An internal pull-up structure is provided on chip. Reset – Reset pin. When the reset is low all channels are off, the internal biasing is deactivated, all internal registers are cleared and the supply-current consuption is reduced (standby mode). An internal pull-up structure is provided on chip. Fault – General Fault pin. There is a general fault pin (open drain) which shows a high to low transition as soon as an error is latched into the diagnosis register. When the diagnosis register is cleared this flag is also reset (high state). This fault indication can be used to generate a µC interrupt. CLKProg – Programming pin for the SPI Clock signal. This pin can be used to configure the clock signal input of the SPI. In low state the SPI will read data at the rising clock edge and write data at the falling clock edge. In high state the SPI will read data at the falling clock edge and write data at the rising clock edge The pin has an internal pull down structure. DIAG1..5; DIAG6 / Overtemp. – Parallel diagnostic pins (push-pull) change state according to the input signal of the corresponding channel. As soon as an error occurs at the corresponding channel ( Overload and overtemperature is detected in on state and open load /switch bypass in off state) the DIAG output shows the inverted input signal. An fault is detected only if it lasts for longer than the fault filtering time. The fault information is not latched in a register. If DIAG6 is configured as Overtemperature Flag: This is a general fault pin which shows a high to low transition as soon as an overtemperature error occurs for any one of the six channels (for longer than the fault filtering time) or the IC logic. This fault indication can be used to differ between overload and overtemperature errors in one of the six channels or to detect a general IC overtemperature. VCP – Pin to connect the external capacitor of the integrated charge pump. VDO – Supply pin of the push-pull digital output drivers. This pin can be used to vary the high-state output voltage of the SO pin and the DIAG1-6 pins. VCC – Logic supply pin. This pin is used to supply the integrated circuitry. CS – Chip Select of the SPI SO – Signal Output of the Serial Peripheral Interface SI – Signal Input of the Serial Peripheral Interface. The pin has an internal pull down structure. SCLK – Clock Input of the Serial Peripheral Interface. The pin has an internal pull up structure (if CLKProg=L) or an pull down structure (if CLKProg=H). For more details about the SPI see Chapter 9.SPI. Vp2 Page 8 13.01.2003 Preliminary Datasheet TLE6288 R 5. Maximum ratings No. Parameter Symbol Value Unit Pin / Comment 1 Power Supply Voltage 1 static dynamic : 1min. 0°C dynamic : Test cond. Fig.1 Power Supply Voltage 2 Continuous Drain Source Voltage (lowside configuration) Continuous Source Voltage (Highside configuration) VB VB VB VCC, VDO VDSL -0.3 …20 24 37 - 0.3 ... 7 40 V V V V V VSH -9 ... VB V Input Voltage VIN -0.3 … VCC+ 0.3 V 5a Output Voltage VOUT -0.3 … VCC+ 0.3 V DOUT1-3 DOUT1-3 DOUT1-3 VCC, VDO DOUT – SOUT (channel 4-6) SOUT - GND (channel 4-6) IN1-6, Reset, FSIN, CS, SCK, SI, CLKProg Fault 4 5b 5c Output Voltage Output Voltage VOUT VCP OUT -0.3 … VDO+ 0.3 VB +10 V V 6 Operating Temperature 7 8 Storage Temperature Power Dissipation (Rthja= 20K/W) (Rthja= 30K/W) Reverse Current (1ms) Ta Tj Tstg Pdmax -40 … +105 -40 … +150 -55 … +150 °C °C °C W 2 3a 3b 9 10 11 12 Irev ESD (Human Body Model) VESDb C= 100pF, R=1.5kΩ Applied to all terminals 3 times ESD (Machine Model) VESDm C= 200pF, R=0Ω Applied to all terminals 3 times Single Switch off load Inductance 2,25 1,5 -4 A 2000 V 250 V see Fig.2 DIAG1-6, SO VCP ; no voltage must be applied between DOUT andSOUT; Channel 4 to 6 DOUT, SOUT Fig.2 37V 10 times (once/ 30sec) added after characterisation 12V 160ms 350ms Test cond. Fig.1 Vp2 Page 9 13.01.2003 Preliminary Datasheet TLE6288 R 6. Electrical Characteristics VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) No. Parameter Sym- Condition Value Unit bol min typ max 1 Power Supply, Reset 1.1 Power Supply Current 1 Ib 1.2 Power Supply Current 2 Icc 1.3 Power Supply Current 3 in Standby Mode Icc+Ib 1.4 Minimum Reset Duration Ch1-Ch6: Off Reset = L 10 mA DOUT1-3 10 mA VCC 50 µA DOUT1-3, VCC 50 tRe- Pin / Comment µs set,min Ccp = 10 nF 1.5 Wake up time after reset 2 Power Outputs 2.1 On Resistance 2.2 Forward Voltage Revers Diode 2.3 Peak Current range RDS(ON) ID =2.4A VB=10V VRDf ID = -4A Tj = 150°C Ipk 2.4 Peak Current accuracy Ipka 2.5 Hold Current range Ihd 2.6 Hold Current accuracy Ihda 2.7 Peak time range tp 2.8 Peak time accuracy tpa 2.9 Fixed off Time range tfo 2.10 Fixed off Time accuracy 2.11 Fixed off Time accuracy Vp2 twakeup tfoa 5 ms 350 mΩ DOUTx – SOUTx 2 V SOUTx – DOUTx 1.2 -3.6 Tj= 25, 150° Tj=-40 A ± 15 ± 20 0.7 -2 Tj= 25, 150° Tj=-40 % A ± 15 ± 20 0.8 -3.6 % ms ±20 % µs 100 400 100µs ±30 % 200µs400µs ±20 % Page 10 13.01.2003 Preliminary Datasheet TLE6288 R VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) No. Parameter Sym- Condition Value Unit bol min typ max Pin / Comment 2.12 Output ON Delay time1 tdON Fig.3 10 µs 2.13 Output ON Rise time1 tr Fig.3 10 µs 2.14 Output OFF Delay time1 tdOFF Fig.3 HS- Mode LS- Mode Fig.3 20 20 10 µs µs Reset = L 10 µA Iloff -250 µA SOUT1-6 Iloff 500 µA DOUT4-6 -19 V SOUT1-6 DOUT4-6 2.15 Output OFF Fall time1 tf 2.16 Leackage Current 2.17 Leak Current in OFF (highside configuration) 2.18 Leak Current in OFF (lowside configuration) 2.19 Output Clamp Voltage Highside Configuration 2.20 Output Clamp Voltage Lowside Configuration 2.21 Current limitation (Channel 1-3) 2.22 Current limitation (Channel 4-6) 2.23 IC Overtemp. Warning Hysteresis Vclh Referes to GND level -9 Vcll Referes to GND level 40 55 V IDlim1-3 4 6 A IDlim4-6 3 6 A Tot Thys 160 180 °C °C 1 V all digit. inputs V all digit. inputs mV all digit. inputs -14 10 3 Digital Inputs 3.1 Input Low Voltage VINL 3.2 Input High Voltage VINH 3.3 Input Voltage Hysteresis VINHys 3.4 Input Pull Down current Ipd VIN = 5V 20 50 100 µA IN1-6; CLKProg 3.5 Input Pull Up current Ipu VIN = GND 20 50 100 µA Reset; FSIN 3.6 SPI Input Pull Down current SPI Input Pull Up current Ipd VIN = 5V 10 20 50 µA Ipd VIN = GND 10 20 50 µA SI, SCLK (CLKProg=H) CS;SCLK (CLKProg=L) 3.7 Vp2 2 100 Page 11 13.01.2003 Preliminary Datasheet TLE6288 R VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) No. Parameter Sym- Condition Value Unit bol min typ max 4 Digital Outputs 4.1 SO Low State Output Voltage SO High State Output Voltage DIAG Low State Output Voltage 4.2 4.3 VSOL ISOL=2.5mA VSOH ISOH=-2mA 0.4 4.5 IDIAGH= -50µA Iout= 1mA 4.6 Fault Output leak Current Ioh Output :OFF V(fault) =5V 5 Diagnostic Functions 5.1 Open Load Detection Voltage VDS(OL) 5.2 Open Load Detection Voltage VDS(OL) 5.3 Output Open Load diagnosis Current Id(OL) 5.4 Fault Filter Time tf(fault) lowside configuration, Vbat=12V highside configuration, Vbat=12V Vbat=Vout= 20 12V 50 5.5 Switch Bypass Detection Current Overload Detection Threshold (Channel 1-3) Id(SB) 5.6 5.7 Overload Detection Threshold (Channel 4-6) SO V SO V DIAG1-6 V DIAG1-6 0.4 V Fault 1 µA Fault 0.4 DIAG High State Output Voltage Fault Low Output Voltage Vol 4.4 V VDO0.4V IDIAGL= 50µA IDd(lim1- Pin / Comment VDO0.4V 5.5 V 4.5 V 100 500 µA 100 200 µs 250 µA 4 6 A 3 6 A 3) IDd(lim 46) Input Voltage tdON tdOFF 70% Output Voltage (Highside configuration) 30% tr Vp2 Fig.3 : Turn on/off timings with resistive load tf Page 12 13.01.2003 Preliminary Datasheet TLE6288 R VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) No. Parameter Sym Condition Value Unit bol min typ max 6 SPI Timing 6.1 fSCK DC -- 5 MHz 6.2 Serial Clock Frequency (depending on SO load) Serial Clock Period (1/fclk) tp(SCK) 200 -- -- ns 6.3 Serial Clock High Time tSCKH 50 -- -- ns 6.4 Serial Clock Low Time tSCKL 50 -- -- ns 6.5 Enable Lead Time (falling edge of CS to falling edge of SCLK) Enable Lead Time (falling edge of CS to rising edge of SCLK) Enable Lag Time (rising edge of SCLK to rising edge of CS ) Enable Lag Time (falling edge of SCLK to rising edge of CS ) Data Setup Time (required time SI to rising of SCLK) Data Setup Time (required time SI to falling of SCLK) Data Hold Time (rising edge of SCLK to SI) Data Hold Time (falling edge of SCLK to SI) Disable Time tleadL CLKProg=L 200 -- -- ns tleadH CLKProg=H 200 -- -- ns tlagL CLKProg=L 200 --- -- ns tlagH CLKProg=H 200 --- -- ns tSUL CLKProg=L 20 -- -- ns tSUH CLKProg=H 20 -- -- ns tHL CLKProg=L 20 -- -- ns tHH CLKProg=H 20 -- -- ns -- 200 ns 200 -- -- ns --- --- 120 150 6.6 6.7 6.8 6.9 6.10 Transfer Delay Time 2 ( CS high time between two accesses) 6.11 Data Valid Time CL = 50 pF to 100pF CL = 220 pF 1) tDIS tdt Pin / Comment ns tvalid To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time tf(fault)max = 200µs. Vp2 Page 13 13.01.2003 Preliminary Datasheet TLE6288 R 7 Diagnostics detailled description of the diagnosis will be added 8 SPI The SPI is a Serial Peripheral Interface with 4 digital pins and an 16 bit shift register. The SPI is used to configure and program the device, turn on and off channels and to read detailled diagnostic information. 8.1 CS SCLK SI SO SPI SPI Signal Description: CS - Chip Select. The system microcontroller selects the TLE 6288 R by means of the CS pin. Whenever the pin is in a logic low state, data can be transferred from the µC and vice versa. CS = H : Any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. LSB CS = HÆL : MSB internal logic registers • diagnostic information is transferred from the diagnosis register into the SPI shift register. • serial input data can be clocked into the SPI shift register from then on • SO changes from high impedance state to logic high or low state corresponding to the SO bits CS SI Serial input data MSB first 16 bit SPI shift register CS diagnosis register LSB SO Serial output (diagnosis) MSB first MSB CS = L : SPI is working like a shift register. With each clock signal the state of the SI is read into the SPI shift-register and one diagnosis bit is written out of SO. CS = LÆH: • transfer of SI bits from SPI shift register into the internal logic registers • reset of diagnosis register if sent command was valid To avoid any false clocking the serial clock input pin SCLK should be logic high state (if CKLProg=L; low state if CLKProg=H) during high to low transition of CS . SCLK - Serial Clock. The serial clock pin clocks the internal SPI shift register of the TLE 6288 R. The serial input (SI) accepts data into the input SPI shift register on the rising edge of SCLK (if CKLProg=L; falling edge if CLKProg=H) while the serial output (SO) shifts diagnostic information out of the SPI shift register on the falling edge (if CKLProg=L; rising edge if CLKProg=H) of serial clock. It is essential that the SCLK pin is in a logic high state (if CKLProg=L; low state if CLKProg=H) whenever chip select CS makes any transition. SI - Serial Input. Serial data bits are shifted in at this pin, the most significant bit (MSB) first. SI information is read in on the rising edge of SCLK (if CKLProg=L; falling edge if CLKProg=H). Input data is latched in the SPI shift register and then transferred to the internal registers of the logic. The input data consist of 16 bit, made up of 4 control bits and 12 data bits. The control word is used to program the device, to operate it in a certain mode as well as providing diagnostic information (see SPI Commands). SO - Serial Output. Diagnostic data bits are shifted out serially at this pin, the most significant bit (MSB) first. SO is in a high impedance state until the CS pin goes to a logic low state. New diagnostic data will appear at the SO pin following the falling edge of SCLK (if CKLProg=L; rising edge if CLKProg=H). Vp2 Page 14 13.01.2003 Preliminary Datasheet TLE6288 R 8.2 SPI Diagnostics: As soon as a fault occurs for longer than the fault filtering time, the fault information is latched into the diagnosis register (and the Fault pin will change from high to low state). A new error on the same channel will over-write the old error report. Serial data out pin (SO) is in a high impedance state when CS is high. If CS receives a LOW signal, all diagnosis bits can be shifted out serially. If the sent command was valid the rising edge of CS will reset the diagnosis registers (except the channel OT flag) and restart the fault filtering time. In case of an invalid command the device will ignore the data bits and the diagnosis register will not be reset at the rising CS edge. Diagnostic Serial Data Out SO MSB 15 14 13 12 11 10 9 8 7 Bit0 and Bit1 is always 1 6 5 4 3 2 1 0 LSB Ch.6 Ch.5 Ch.4 Ch.3 Ch.2 Ch.1 Channel Overtemperature Flag HH HL LH LL IC Overtemperature Flag Normal function Overload, Shorted Load or Overtemperature Open Load Switch Bypassed Figure 1: Two bits per channel diagnostic feedback plus two overtemperature flags For Full Diagnosis there are two diagnostic bits per channel configured as shown in Figure 1. Diagnosis bit0 and bit1 are always set to 1. Normal function: The bit combination HH indicates that there is no fault condition, i.e. normal function. Overload, Shorted Load or Overtemperature: HL is set when the current limitation gets active, i.e. there is a overload, short to supply or overtemperature condition. The second reason for this bit combination is overtemperature of the corresponding channel. Open load: LH is set when open load is detected (in off state of the channel) Switch Bypassed: Short to GND : in lowside configuration LL is set when this condition is detected Short to Battery : in highside configuration LL is set when this condition is detected Channel Overtemperature Flag: In case of overtemperature in any output channel in on state the overtemperature Flag in the SPI diagnosis register is set (change bit 3 from 0 to 1). This Bit can be used to distinguish between Overload and Overtemperature (both HL combination) and is reset by switching OFF/ON the affected channel. In addition the DIAG6 / Ovtertemp pin is set low (if configured as Overtemp.Flag). IC Overtemperature Flag: When the IC logic tremperature exceeds typ.170° the non-latching IC Overtemperature Flag will be set in the SPI diagnosis register(change bit 2 from 0 to 1). In addition the DIAG6 / Ovtertemp pin is set low (if configured as Overtemp.Flag). 8.3 Vp2 SPI Commands, Values and Parameters: Page 15 13.01.2003 Preliminary Datasheet TLE6288 R The 16 bit SPI is used to program different IC functions and values, turn on and off the channels and to get detailled diagnosis information. Therefore 4 command bits and 12 data bits are used. The following parameters and functional behavior can be programmed by SPI: CS 4 Bits Command SI SO Current regulation Mode (mode) : for each of the three highside channels individually the operation mode can be set. a) "no current regulation b) Current regulation "hold only c) Current regulation "peak & hold with minimum peak time d) Current regulation "peak & hold with programmed peak time". 12 Bits Da ta Diagnosis ( Ch. 1 to 6) + 2 Temp. Flags SI command : 4 Command Bits program the operation mode of Channels 1 to 6. 12 Data Bits configure the device and give the input information (on or off) for Channel 1 to 6. SO diagnosis 16 bit diagnosis information (two bit per channel) of channels 1 to 6 plus two Overtemperature Flags Peak Current (Ipk) : for each of the three highside channels individually the peak current value for P&H current regulation can be programmed. The current range is 1.2A to 3.6A. Fixed off time of the current regulator (tfo) : for each of the three highside channels (Ch1 - Ch3) individually the fixed off time for all modes with current regulation can be programmed from 100µs to 400µs. Hold Current (Ihd) : for each of the three highside channels(Ch1 - Ch3) individually the hold current value for P&H and hold only current regulation can be programmed. The current range is 0.7A to 2.0A Peak Time (tp) : for each of the three highside channels(Ch1 - Ch3) individually the peak time value for P&H current regulation can be programmed. The time range is 0.8ms to 3.6ms. Highside / Lowside Configuration ( H/L ) : Each of the three configurable channels (Ch4 – Ch6) can be programmed for use as Highside Switch or Lowside Switch. Open load and switch bypassed detection activated or deactivated (OL+SB) : For each of the three configurable channels(Ch4 – Ch6) the open load and switch bypassed diagnosis can be deactivated. In lowside configuration the open load and the short to GND detection can be deactivated, in highside configuration the open load and short to battery detection. Boolean Operation (OR / AND) : For all channels generally the Boolean operation of the parallel input signal and the SPI bit of the corresponding channel can be defined. Overtemperature Behavior ( R/L ) : The overtemperature behavior of the channels can be programmed by SPI. Autorestart or latching overtemperature shutdown can be selected (for all channels the same behavior). DIAG6 or Overtemperature Flag (D/F) : With this SPI bit the function of the DIAG6/Overtemp pin is defined. This output can work as diagnosis output of channel 6 or as Overtemperature Flag. Vp2 Page 16 13.01.2003 Preliminary Datasheet TLE6288 R 8.4 SPI Commands Command Table No Command MSB 14 13 12 11 10 9 8 7 6 5 4 3 2 1 LSB 1 Config. Regulator 1 1 0 0 1 Mode Ipk tfo Ihd tp X 2 Config. Regulator 2 1 0 1 0 Mode Ipk tfo Ihd tp X 3 Config. Regulator 3 1 0 1 1 Mode Ipk tfo Ihd tp X Ch. 6 Ch. 5 Ch 4 all OL+ OR/ SB AND all R/L DIAG 6 D/F X X X 4 Config. Ch1 - Ch6 1 1 0 0 H/L OL+ SB H/L OL+ SB H/L 5 Set all to Default 1 0 0 0 X X X X X X X X X X X X 6 Diagnosis only 1 1 1 1 X X X X X X X X X X X X 7 Channels on / off 1 1 0 1 X X X X X X Ch6 Ch5 Ch4 Ch3 Ch2 Ch1 Legend of SPI Command Table: Mode: Operation mode of the current regulator: a) no regulation b) hold only c) peak&hold with minimum peak time d) peak&hold with programmed peak time Ipk : Peak current values 1.2A - 3.6A Ihd : Hold current values 0.7A - 2A tp : Peak time value 0.8ms – 3.6ms tfo : Fixed off time value 100µs – 400µs H/L : Channel 1-3 in highside or lowside configuration OL+SB : open load detection and switch bypassed detection activated or deactivated OR / AND : Boolean Operation (parallel input and corresponding SPI Bit) R/L : Autorestart or Latching overtemperature behaviour D/F : DIAG6/Overtemp pin set as Diagnosis output of channel 6 or as Overtemperature Flag Ch1-Ch6 : On / Off information of the output drivers (high active) Command description: Config. Regulator 1-3: With this command the values for for the current regulation and the functional mode of the channel is written into the internal logic registers. Config. Ch1- Ch6 : This command writes the configuration data of the three configurable channels (46) and sets the Boolean operation and overtemperature behavior of all channels. It also and sets the DIAG6/Overtemp. pin to Diagnosis of channel 6 or Overtemperature Flag. Set all to default : This command sets all internal logic registers back to default settings. Diagnosis only : When this command is sent the 12 data bits are ignored. The internal logic registers are not changed. Channels on/off : With this command the SPI bits for the ON/OFF information of the 6 Channels are set Note: Specified control words (valid commands) are executed and the diagnosis register is reset after the rising CS edge. Not specified control words are not executed (cause no function) and the diagnosis register is not reset after the CS = LÆH signal. Vp2 Page 17 13.01.2003 Preliminary Datasheet TLE6288 R 8.5 Default settings for the internal logic registers: Mode Peak Current (Ipeak) Hold Current (Ihold) Fixed off Time (toff) Peak Time (tpeak) AND / OR Autorestart / Latch Diag6 / Temp. Fault Highside / Lowside (4-6) Open load & SB Yes/No (4-6) Channels 1-6 (ON / OFF) SPI 8.6 Mode :no regulation :2.4A :1A :200µs :2.8ms :OR :Restart :Diagnosis channel 6 :Highside :Yes (diagnosis active) :OFF :all 0 Bit Assignment: 00 01 10 11 no current regulation hold only P&H minimum peak time P&H with programmed times Peak Current (Ipk):: 2 Bits : 1.2A :00 1.8A 01 2.4A 10 3.6A 11 Hold Current (Ihd) 2 Bits : 0.7A :00 1A 01 1.4A 10 2A 11 Fixed off Time (tfo) 2 Bits : 100µs 200µs :00 01 300µs 10 400µs 11 Peak Time (tp) 3 Bits : 0.8 : 000 1.6 010 2 011 Boolean operation 1 Bit : OR :0 AND 1 Overtemp. behavior 1 Bit : Restart :0 Latch 1 Diag6 / Overtemp 1 Bit :Diag6 :0 Overtemp. Flag 1 Highside/Lowside 1 Bit :Highside :0 Lowside 1 1.2 001 Open Load & SB (4-6) :Yes 1 Bit :0 2.4 100 2.8 101 3.2 110 3.6 [ms] 111 No 1 Default settings are pin bold print. Vp2 Page 18 13.01.2003 Preliminary Datasheet TLE6288 R 8.7 SPI Timing Diagrams : Input Timing Diagram (CLKProg = L) CS 0.7Vcc tdt 0.2 Vcc tlagL tSCKH 0.7Vcc SCLK tleadL tSUL 0.2Vcc tSCKL tHL 0.7Vcc SI 0.2Vcc SO Valid Time Waveforms (CLKProg = L) Enable and Disable Time Waveforms CS 0.2 Vcc SCLK 0.2 Vcc tvalid tDis 0.7 Vcc SO SO 0.2 Vcc SO 0.7 Vcc 0.2 Vcc CS SCLK 4 control bit SI Co 12 data bit n t r o l word 11 14 13 12 11 10 9 8 7 6 9 8 7 6 5 4 3 2 1 4 3 2 1 MSB SO Vp2 15 0 LSB 10 Page 19 5 0 13.01.2003 Preliminary Datasheet TLE6288 R Input Timing Diagram (CLKProg = H) CS 0.7Vcc tdt 0.2 Vcc tlagH tSCKH tleadH 0.7Vcc 0.2Vcc SCLK tSCKL tSUH tHH 0.7Vcc SI 0.2Vcc SO Valid Time Waveforms (CLKProg = H) Enable and Disable Time Waveforms 0.7 V cc CS SCLK 0.2 V cc t valid t Dis 0.7 V cc SO SO 0.2 V cc SO 0.7 V cc 0.2 V cc CS SCLK 4 control bit SI Co n t 12 data bit r o l word 11 10 9 8 7 6 5 4 3 2 1 MSB SO Vp2 15 0 LSB 14 13 12 11 10 9 8 7 Page 20 6 5 4 3 2 1 0 13.01.2003 Preliminary Datasheet TLE6288 R 9 Typicel Characteristics 9.1 Zth Diagramm . 10 Conditions: Rth = 3.1 K/W Tcase = 125°C Single Channel Operation 1 0.20 Parameters: 0.10 tp ..... Pulse Width 0.05 D ..... Duty Cycle Zth [K/W] D = 0.50 0.1 0.02 single 0.01 5 1 . 10 Vp2 1 . 10 4 3 1 . 10 tp [s] 0.01 Page 21 0.1 13.01.2003 Preliminary Datasheet TLE6288 R 10 Package (all dimensions in mm) P-DSO 36-12 Vp2 Page 22 13.01.2003 Preliminary Datasheet TLE6288 R Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologies is an approved CECC manufacturer. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. Vp2 Page 23 13.01.2003