ATMEL AT43312A

Features
•
•
•
•
•
•
•
•
•
•
Full Compliance with USB Spec Rev 1.1
Four Downstream Ports
Full-speed and Low-speed Data Transfers
Bus-powered Controller
Bus-powered or Self-powered Hub Operation
Per Port Overcurrent Monitoring
Individual Port Power Control
USB Connection Status Indicators
5V Operation with On-chip 3.3V Format
32-lead SOIC and LQFP
Self- and Buspowered USB
Hub Controller
Overview
Introduction
The AT43312A is a 5 port USB hub chip supporting one upstream and four downstream ports. The AT43312A connects to an upstream hub or Host/Root Hub via Port0
and the other ports connect to external downstream USB devices. The hub re-transmits the USB differential signal between Port0 and Ports[1:4] in both directions. A USB
hub with the AT43312A can operate as a bus-powered or self-powered through chip’s
power mode configuration pin. In the self-powered mode, port power can be switched
or unswitched. Overcurrent reporting and port power control can be individual or global. An on-chip power supply eliminates the need for an external 3.3V supply.
AT43312A
The AT43312A supports the 12-Mb/sec full speed as well as 1.5-Mb/sec slow speed
USB transactions. To reduce EMI, the AT43312A’s oscillator frequency is 6 MHz even
though some internal circuitry operates at 48 MHz.
The AT43312A consists of a Serial Interface Engine, a Hub Repeater, and a Hub
Controller.
PWR1
DP4
DM4
DP3
DM3
VSS
DP2
DM2
CEXT
DP1
DM1
DP0
DM0
STAT1
STAT2
STAT3
32
31
30
29
28
27
26
25
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
DP3
DM4
DP4
PWR1
PWR2
PWR3
PWR4
VCC5
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
DMO
STAT1
STAT2
STAT3
STAT4
SELF/BUS
LPSTAT
OVC1
9
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VSS
OSC1
OSC2
LFT
TEST
OVC4
OVC3
OVC2
PWR2
PWR3
PWR4
VCC5
VSS
OSC1
OSC2
LFT
TEST
OVC4
OVC3
OVC2
OVC1
LPSTAT
SELF/BUS
STAT4
LQFP Top View
DM3
VSS
DP2
DM2
CEXT
DP1
DM1
DP0
SOIC
Rev. 1255F–USB–3/04
1
The Serial Interface Engine’s
Tasks are:
The Hub Repeater is
Responsible for:
The Hub Controller is
Responsible for:
•
Manage the USB communication protocol
•
USB signaling detection/generation
•
Clock/Data separation, data encoding/decoding, CRC generation/checking
•
Data serialization/de-serialization
•
Providing upstream connectivity between the selected device and the Host
•
Managing connectivity setup and tear-down
•
Handling bus fault detection and recovery
•
Detecting connect/disconnect on each port
•
Hub enumeration
•
Providing configuration information to the Host
•
Providing status of each port to the Host
•
Controlling each port per Host command
Figure 1. Block Diagram
UPSTREAM PORT
PORT 0
HUB
CONTROLLER
ENDPOINT 0
ENDPOINT 1
SERIAL
INTERFACE
ENGINE
PORT 1
HUB
REPEATER
PORT 2
PORT 3
PORT 4
TO DOWNSTREAM DEVICES
Note:
2
This document assumes that the reader is familiar with the Universal Serial Bus and
therefore only describes the unique features of the AT43312A chip. For detailed information about the USB and its operation, the reader should refer to the Universal Serial Bus
Specification Version 1.1, September 23, 1998.
AT43312A
1255F–USB–3/04
AT43312A
Pin Assignment
Type:
I = Input
O = Output
OD = Output, open drain
B = Bi-directional
V = Power supply, ground
Table 1. 32-lead SOIC Assignment
Pin
Signal
Type
Pin
Signal
Type
1
PWR2
O
17
STAT3
O
2
PWR3
O
18
STAT2
O
3
PWR4
O
19
STAT1
O
4
VCC5
V
20
DM0
B
5
VSS
V
21
DP0
B
6
OSC1
I
22
DM1
B
7
OSC2
O
23
DP1
B
8
LFT
I
24
CEXT
O
9
TEST
I
25
DM2
B
10
OVC4
I
26
DP2
B
11
OVC3
I
27
VSS
V
12
OVC2
I
28
DM3
B
13
OVC1
I
29
DP3
B
14
LPSTAT
I
30
DM4
B
15
SELF/BUS
I
31
DP4
B
16
STAT4
O
32
PWR1
O
3
1255F–USB–3/04
Table 2. 32-lead LQFP Assignment
4
Pin
Signal
Type
Pin
Signal
Type
1
DP3
B
17
OVC1
I
2
DM4
B
18
LPSTAT
I
3
DP4
B
19
SELF/BUS
I
4
PWR1
O
20
STAT4
O
5
PWR2
O
21
STAT3
O
6
PWR3
O
22
STAT2
O
7
PWR4
O
23
STAT1
O
8
VCC5
V
24
DMO
B
9
VSS
V
25
DP0
B
10
OSC1
I
26
DM1
B
11
OSC2
O
27
DP1
B
12
LFT
I
28
CEXT
O
13
TEST
I
29
DM2
B
14
OVC4
I
30
DP2
B
15
OVC3
I
31
VSS
V
16
OVC2
I
32
DM3
B
AT43312A
1255F–USB–3/04
AT43312A
Signal Description
OSC1
Oscillator Input. Input to the inverting 6 MHz oscillator amplifier.
OSC2
Oscillator Output. Output of the inverting oscillator amplifier.
LFT
PLL Filter. For proper operation of the PLL, this pin should be connected through a
2.2 nF capacitor in parallel with a 100Ω resistor in series with a 10 nF capacitor to
ground (VSS).
SELF/BUS
Hub Power Mode. Input signal that sets the bus or self-powered mode operation. A high
on this pin enables the self-powered mode, a low enables the bus-powered mode.
LPSTAT
Local Power Status. In the self-powered mode, this is an input pin that should be connected to the local power supply through a 47 kΩ resistor. The voltage on this pin is
used by the chip for reporting the condition of the local power supply. In the bus-powered mode, this pin is not used.
DP0
Upstream Plus USB I/O. This pin should be connected to CEXT through an external
1.5 kΩ pull-up resistor. DP0 and DM0 form the differential signal pin pairs connected to
the Host Controller or an upstream Hub.
DM0
Upstream Minus USB I/O.
DP[1:4]
Port Plus USB I/O. This pin should be connected to VSS through an external 15 k Ω
resistor. DP[1:4] and DM[1:4] are the differential signal pin pairs to connect downstream
USB devices.
DM[1:4]
Port Minus USB I/O. This pin should be connected to VSS through an external 15 kΩ
resistor
OVC[1:4]
Overcurrent. This is the input signal used to indicate to the AT43312A that an overcurrent is detected at the port. If OVCx is asserted, AT43312A will assert the PWRx pin and
report the status to the USB Host.
PWR[1:4]
Power Switch. This is an output signal used to enable or disable the external voltage
regulator supplying power to a port. PWRx is de-asserted when a power supply problem
is detected at OVCx.
STAT[1:4]
Connect Status. This is an output pin indicating that a port is properly connected. STATx
is asserted when the port is enabled.
CEXT
External Capacitor. For proper operation of the on chip regulator, a 0.27 µF capacitor
must be connected to this pin.
TEST
Test. This pin should be connected to a logic high for normal operation.
VCC
5V Power Supply.
VSS
Ground.
5
1255F–USB–3/04
Functional
Description
Summary
The Atmel AT43312A is a USB hub controller for use in a standalone hub as well as an
add-on hub for an existing non-USB peripheral such a PC display monitor or keyboard.
In addition to supporting the standard USB hub functionality, the AT43312A has additional features to enhance the user friendliness of the hub.
USB Ports
The AT43312A’s upstream port, Port0, is a full-speed port. A 1.5 kΩ pull-up resistor to
the 3.3V regulator output, CEXT, is required for proper operation. The downstream ports
support both full-speed as well as low-speed devices. 15 kΩ pull-down resistors are
required at their inputs.
Full-speed signal requirements demand controlled rise/fall times and impedance matching of the USB ports. To meet these requirements, 22Ω resistors must be inserted in
series between the USB data pins and the USB connectors.
Hub Repeater
The Hub Repeater is responsible for port connectivity setup and tear-down. It also supports exception handling such as bus fault detection and recovery, and
connect/disconnect detection. Port0 is the root port and is connected to the root hub or
an upstream hub. When a packet is received at Port0, the AT43312A propagates it to all
the enabled downstream ports. Conversely, a packet from a downstream port is transmitted from Port0.
The AT43312A supports downstream port data signaling at both 1.5 Mb/s and 12 Mb/s.
Devices attached to the downstream ports are determined to be either full-speed or lowspeed depending which data line (DP or DM) is pulled high. If a port is enumerated as
low-speed, its output buffers operate at a slew rate of 75 - 300 ns, and the AT43312A
will not propagate any traffic to that port unless it is prefaced with a preamble PID. Lowspeed data following the preamble PID is propagated to both low- and full-speed
devices. The AT43312A will enable low-speed drivers within four full-speed bit times of
the last bit of a preamble PID, and will disable them at the end of an EOP. Packets out of
Port0 are always transmitted using the full-speed drivers.
All the AT43312A ports independently drive and monitor their DP and DM pins so that
they are able to detect and generate the “J”, “K”, and SE0 bus signaling states. Each
hub port has single-ended and differential receivers on its DP and DM lines. The port I/O
buffers comply with the voltage levels and drive requirements as specified in the USB
Specifications Rev 1.0.
The Hub Repeater implements a frame timer which is timed by the 12 MHz USB clock
and gets reset every time an SOF token is received from the Host.
Serial Interface Engine
6
The Serial Interface Engine handles the USB communication protocol. It performs the
USB clock/data separation, the NRZI data encoding/decoding, bit stuffing, CRC generation and checking, USB packet ID decoding and generation, and data serialization and
de-serialization. The on chip phase locked loop generates the high frequency clock for
the clock/data separation circuit.
AT43312A
1255F–USB–3/04
AT43312A
Power Management
A hub is a high-powered device and is allowed to draw up to 500 mA of current from the
host or upstream hub. The AT43312A chip itself and its external hub circuitry consume
much less than 100 mA. The AT43312A’s power management logic works with external
devices to detect overcurrent and control power to the ports.
Overcurrent sensing is on a per-port basis and is achieved through the OVCx pins.
Whenever the voltage at OVCx is asserted, the AT43312A treats it as an overcurrent
condition. This could be caused by an overload, or even a short circuit and could cause
the AT43312A to set the port’s PORT_OVER_CURRENT status bit and its
C_PORT_OVER_CURRENT status change bit. At the same time, power to the offending port is shut off and its STATx generates a square wave with a frequency of about 1
second.
An external device is needed to monitor the overcurrent condition and perform the
actual switching of the ports’ power under control of the AT43312A. Any type of suitable
switch or device is acceptable. However, it should have a low-voltage drop across it
even when the port absorbs full-power. In its simplest form this switch can be a P-channel MOSFET. One advantage of using a MOSFET switch is its very low-voltage drop
and low-cost.
Each one of the AT43312A’s port has its own power control pin which is asserted only
when a SetPortFeature[PORT-POWER] request is received from the host. PWRx is deasserted under the following conditions:
1. Power-up
2. Reset and initialization
3. Overcurrent condition
4. Requested by the host through a ClearPortFeature [PORT_POWER] for ALL the
ports
Self-powered Mode
In the self-powered mode, power to the downstream ports must be supplied by an external power supply. This power supply must be capable of supplying 500 mA per port for a
total of 2A.
The USB specifications require that the voltage drop at the power switch and board
traces be no more than 100 mV. A good conservative maximum drop at the power
switch itself should be no more than 75 mV. Careful design and selection of the power
switch and PC board layout is required to meet the specifications. When using a MOSFET switch, its resistance must be 140 m Ω or less under worst case conditions. A
suitable MOSFET switch for an AT43312A based hub is an integrated high side dual
MOSFET switch such as the Micrel MIC2526.
7
1255F–USB–3/04
Bus Powered Mode
In the bus powered mode, all the power for the hub itself as well as the downstream
ports is supplied by the root hub or upstream hub through the USB. Only 100 mA is
available for each of the hub’s downstream devices and therefore only low power
devices are supported.
The power switch and overcurrent protection works exactly like the self-powered mode,
except that the allowable switch resistance is higher: 700 mΩ or less under the worst
case condition.
The diagrams of Figure 2 and Figure 3 show examples of the power supply and management connections for a typical AT43312A port in the self-powered mode and bus
powered mode.
Figure 2. Self-powered Hub Power Supply
BUS_POWER
GND
U1
8
FLG
GND
IN
OVC
5V OUTPUT
U2
CTL
PS5
POWER SUPPLY
AT43312A
PWR
R1
47K
VCC
GND
LPSTAT
OUT
SWITCH
PORT_POWER
GND
To
Downstream
Device
AT43312A
1255F–USB–3/04
AT43312A
Figure 3. Bus Powered Hub Power Supply
BUS_POWER
GND
U1
VCC
GND
AT43312A
LPSTAT
PWR
OVC
CTL
FLG
U2
IN
OUT
PORT POWER
SWITCH
To
Downstream
Device
GND
Port Status Pin
The STATx pins are signals that is not required by the USB specification. Its function is
to allow the hub to provide feedback to the user whenever a device is properly connected to the port. An LED and series resistor connected to STATx can be used to
provide a visual feedback. If an overcurrent condition is detected at a port, the STATx of
the offending port will alternately turn on and off causing an LED to blink. The LED will
continue to blink until power to the offending port is turned off by the host or until the hub
is re-enumerated.
The default state of STATx is inactive. After a port is enabled AT43312A will assert the
port’s STATx. Any condition that causes the port to be disabled inactivates STATx.
Note:
Hub Controller
The I/O Pins of the AT43312A should not be directly connected to voltages less than
VSS or more than the voltage at the CEXT pins. If it is necessary to violate this rule,
insert a series resistor between the I/O pin and the source of the external signal source
that limits the current into the I/O pin to less than 2 mA. Under no circumstances should
the external voltage exceed 5.5V. To do so will put the chip under excessive stress.
The Hub Controller of the AT43312A provides the mechanism for the Host to enumerate
the Hub and the AT43312A to provide the Host with its configuration information. It also
provides a mechanism for the Host to monitor and control the downstream ports. Power
is applied, on a per port basis, by the Hub Controller upon receiving a command, SetPortFeature[PORT_POWER], from the Host. The AT43312A must be configured first by
the Host before the Hub Controller can apply power to external devices.
The Hub Controller contains two endpoints, Endpoint0 and Endpoint1 and maintains a
status register, Controller Status Register, which reflects the AT43312A’s current settings. At power up, all bits in this register will be set to 0’s.
9
1255F–USB–3/04
Table 3. Control Status Register
Bit
Function
Value
Description
0
Hub configuration status
0
1
Set to 0 or 1 by a Set_Configuration Request
Hub is not currently configured
Hub is currently configured
1
Hub remote wakeup status
0
1
Set to 0 or 1 by ClearFeature or SetFeature request
Default value is 0
Hub is currently not enabled to request remote wakeup
Hub is currently enabled to request remote wakeup
2
Endpoint0 STALL status
0
1
Endpoint0 is not stalled
Endpoint0 is stalled
3
Endpoint1 STALL status
0
1
Endpoint1 is not stalled
Endpoint1 is stalled
Endpoint 0
Endpoint 0 is the AT43312A’s default endpoint used for enumeration of the Hub and
exchange of configuration information and requests between the Host and the
AT43312A. Endpoint 0 supports control transfers.
The Hub Controller supports the following descriptors: Device Descriptor, Configuration
Descriptor, Interface Descriptor, Endpoint Descriptor, and Hub Descriptor. These
Descriptors are described in detail elsewhere in this document. Standard USB Device
Requests and class-specific Hub Requests are also supported through Endpoint 0.
There is no endpoint descriptor for Endpoint0.
Endpoint 1
Endpoint1, an interrupt endpoint, is used by the Hub Controller to send status change
information to the Host. The Hub Controller samples the changes at the end of every
frame at time marker EOF2 in preparation for a potential data transfer in the subsequent
frame. The sampled information is stored in a byte wide register, the Status Change
Register, using a bitmap scheme.
Each bit in the Status Change Register corresponds to one port as shown on the following page.
Table 4. Status Change Register
Bit
Value
Meaning
0
Hub status change
0
1
No change in status
Change in status detected
1
Port1 status change
0
1
No change in status
Change in status detected
2
Port2 status change
0
1
No change in status
Change in status detected
3
Port3 status change
0
1
No change in status
Change in status detected
4
Port4 status change
0
1
No change in status
Change in status detected
5-7
10
Function
Reserved
000
Default values
AT43312A
1255F–USB–3/04
AT43312A
An IN Token packet from the Host to Endpoint 1 indicates a request for port change status. If the Hub has not detected any change on its ports, or any changes in itself, then all
bits in this register will be 0 and the Hub Controller will return a NAK to requests on
Endpoint1. If any of bits 0 - 4 is 1, the Hub Controller will transfer the whole byte. The
Hub Controller will continue to report a status change when polled until that particular
change has been removed by a ClearPortFeature request from the Host. No status
change will be reported by Endpoint 1 until the AT43312A has been enumerated and
configured by the Host via Endpoint 0.
Oscillator and PhaseLocked-Loop
All the clock signals required to run the AT43311 are derived from an on-chip oscillator.
To reduce EMI and power dissipation in the system, the oscillator is designed to operate
with a 6 MHz crystal. An on-chip PLL generates the high frequency for the clock/data
separator of the Serial Interface Engine. In the suspended state, the oscillator circuitry is
turned off. To assure quick startup, a crystal with a high Q, or low ESR, should be used.
To meet the USB hub frequency accuracy and stability requirements for hubs, the crystal should have an accuracy and stability of better than 100 PPM. Even though the
oscillator circuit would work with a ceramic resonator, its use is not recommended
because a resonator would not have the frequency accuracy and stability.
A 6 MHz parallel resonance quartz crystal with a load capacitance of approximately
10 pF is recommended. The oscillator is a special low-power design and in most cases
no external capacitors and resistors are necessary. If the crystal requires a higher value
capacitance, external capacitors can be added to the two terminals of the crystal and
ground to meet the required value. If the crystal used cannot tolerate the drive levels of
the oscillator, a series resistor between OSC2 and the crystal pin is recommended.
The clock can also be externally sourced. In this case, connect the clock source to the
OSC1 pin, while leaving OSC2 pin floating. The switching level at the OSC1 pin can be
as low as 0.47V (see Table 8) and a CMOS device is required to drive this pin to maintain good noise margins at the low switching level.
Figure 4. Oscillator and PLL Connections
U1
OSC1
Y1
6.000 MHz
OSC2
R1
100
C1
10nF
AT43312A
LFT
C2
2nF
For proper operation of the PLL, an external RC filter consisting of a series RC network
of 100Ω and 10 nF in parallel with a 2 nF capacitor must be connected from the LFT pin
to VSS.
To provide the best operating condition for the AT43312A, careful consideration of the
power supply connections are recommended. Use short, low-impedance connections to
all power supply lines: VCC5, and VSS. Use sufficient decoupling capacitors to reduce
noise: 0.1 µF decoupling capacitors of high quality, soldered as close as possible to the
package pins are recommended.
11
1255F–USB–3/04
Power Supply
The AT43312A is powered from the USB bus, but has an internal voltage regulator to
supply the 3.3V operating power to its circuitry. For proper operation, an external high
quality, low ESR, 0.27 µF or larger, capacitor should be connected to the output of the
regulator, CEXT pin and ground. The CEXT pin can also be used to supply the voltage
to the 1.5K pull-up resistor at Port 0’s DP pin.
To provide the best operating condition for the AT43312A, careful consideration of the
power supply connections are recommended. Use short, low impedance connections to
both power supply lines: VCC and VSS. Use sufficient decoupling capacitance to
reduce noise: 0.1 µF of high quality ceramic capacitor soldered as close as possible to
the VCC and VSS package pins. Package pins are recommended.
The AT43312A can also operate directly off a 3.3V power supply. In this case, leave the
VCC pin floating and connect the 3.3V power to the CEXT pin.
12
AT43312A
1255F–USB–3/04
AT43312A
Electrical Specification
Absolute Maximum Ratings*
Symbol
Parameter
VCC5
5V Power Supply
VI
DC Input Voltage
VO
Max
Unit
5.5
V
-0.3V
VCEXT + 0.3
4.6 max
V
DC Output Voltage
-0.3
VCEXT + 0.3
4.6 max
V
TO
Operating Temperature
-40
+125
°C
TS
Storage Temperature
-65
+150
°C
*NOTICE:
Condition
Min
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect device reliability.
DC Characteristics
The values shown in this table are valid for TA = 0°C to 85°C, VCC = 4.4 to 5.25V, unless
otherwise noted.
Table 5. Power Supply
Symbol
Parameter
VCC
5V Power Supply
ICC
ICCS
Condition
Min
Max
Unit
4.4
5.25
V
5V Supply Current
24
mA
Suspended Device Current
150
µA
Max
Unit
Table 6. USB Signals: DPx, DMx
Symbol
Parameter
Condition
Min
VIH
Input Level High (driven)
2.0
V
VIHZ
Input Level High (floating)
2.7
V
VIL
Input Level Low
VDI
Differential Input Sensitivity
VCM
Differential Command Mode Range
VOL1
Static Output Low
RL of 1.5 kΩ to 3.6V
VOH1
Static Output High
RL of 1.5 kΩ to GND
VCRS
Output Signal Crossover
CIN
Input Capacitance
0.8
DPx and DMx
0.2
0.8
V
V
2.5
V
0.3
V
2.8
3.6
V
1.3
2.0
V
20
pF
13
1255F–USB–3/04
Table 7. PWR, STAT, OVC
Symbol
Parameter
Condition
VOL2
Output Low Level, PWR, STAT, OVC
IOL = 4 mA
VOH2
Output High Level, PWR
IOH = 4 mA
Cout
Output Capacitance
1 MHz
VIL3
Input Low Level
VIH3
Input High Level
Cout
Output Capacitance
Min
Max
Unit
0.5
V
0.5 VCEXT
V
10
pF
0.3 VCEXT
V
0.7 VCEXT
1 MHz
V
10
pF
Table 8. Oscillator Signals: OSC1, OSC2
Symbol
Parameter
VLH
Min
Max
Unit
OSC1 Switching Level
0.47
1.20
V
VHL
OSC1 Switching Level
0.67
1.44
V
CX1
Input Capacitance, OSC1
17
pF
CX2
Output Capacitance, OSC2
17
pF
C12
Osc1/2 Capacitance
1
pF
tsu
Start-up Time
6 MHz, fundamental
2
ms
DL
Drive Level
VCC = 3.3V, 6 MHz crystal, 100Ω equiv. series resistor
150
µW
Note:
Condition
OSC2 must not be used to drive other circuitry.
Table 9. DPx, DMx Driver Characteristics, Full-speed Operation
Symbol
Parameter
Condition
Min
Max
Unit
tR
Rise Time
CL = 50 pF
4
20
ns
tF
Fall Time
CL = 50 pF
4
20
ns
tRFM
TR/TF Matching
90
110
%
28
44
Ω
zDRV
Note:
Driver Output Resistance
(Note:)
Steady state drive
With external 22Ω series resistor.
Figure 5. Data Signal Rise and Fall Time
RISE TIME
VCRS
10%
90%
FALL TIME
90%
10%
DIFFERENTIAL
DATA LINES
tR
14
tF
AT43312A
1255F–USB–3/04
AT43312A
Table 10. DPx, DMx Source Timings, Full-speed Operation
Symbol
Parameter
tDRATEq
Full Speed Data Rate(1)
tFRAME
Frame Interval
Condition
Average Bit Rate
(1)
Min
Max
Unit
11.97
12.03
Mb/s
0.9995
1.0005
ms
tRFI
Consecutive Frame Interval Jitter
(1)
No clock adjustment
42
ns
tRFIADJ
Consecutive Frame Interval Jitter(1)
No clock adjustment
126
ns
Source Diff Driver Jitter
tDJ1
To Next Transition
-2
2
ns
tDJ2
For Paired Transitions
-1
1
ns
tFDEOP
Source Jitter for Differential Transition to SEO Transitions
-2
5
ns
tDEOP
Differential to EOP Transition Skew
-2
5
ns
-18.5
18.5
ns
-9
9
ns
175
ns
Recvr Data Jitter Tolerance
tJR1
To Next Transition
tJR2
To Paired Transitions
tFEOPT
Source SEO Interval of EOP
160
tFEOPR
Receiver SEO Interval of EOP
82
tFST
Width of SEO Interval During Differential Transition
Note:
ns
14
ns
1. With 6.000 MHz, 100 ppm crystal.
Figure 6. Full-speed Load
TxD+
RS
CL
TxD-
RS
CL
CL = 50pF
Table 11. DPx, DMx Driver Characteristics, Low-speed Operation
Symbol
Parameter
Condition
Min
Max
Unit
tR
Rise Time
CL = 200 - 600 pF
75
300
ns
tF
Fall Time
CL = 200 - 600 pF
75
300
ns
tRFM
TR/TF Matching
80
125
%
15
1255F–USB–3/04
Figure 7. Low-speed Downstream Port Load
TxD+
RS
CL
TxD-
RS
3.6V
1.5KΩ
CL
CL = 200pF to 600pF
Table 12. DPx, DMx Hub Timings, Full-speed Operation
Symbol
Parameter
tHDD2
Hub Differential Data Delay without Cable
Condition
Min
Max
Unit
44
ns
Hub Diff Driver Jitter
tHDJ1
To Next Transition
-3
3
ns
tHDJ2
To Paired Transition
-1
1
ns
tFSOP
Data Bit Width Distortion after SOP
-5
5
ns
tFEOPD
Hub EOP Delay Relative to THDD
0
15
ns
tFHESK
Hub EOP Output Width Skew
-15
15
ns
Min
Max
Unit
300
ns
Table 13. DPx, DMx Hub Timings, Low-speed Operation
Symbol
Parameter
tLHDD
Hub Differential Data Delay
Condition
Downstr Hub Diff Driver Jitter
tLHDJ1
To Next Transition, downst
-45
45
ns
tLHDJ2
For Paired Transition, downst
-15
15
ns
tLUKJ1
To Next Transition, upstr
-45
45
ns
tLUKJ2
For Paired Transition, upstr
-45
45
ns
tSOP
Data Bit Width Distortion after SOP
-60
60
ns
tLEOPD
Hub EOP Delay Relative to THDD
0
200
ns
tLHESK
Hub EOP Output Width Skew
-300
300
ns
16
AT43312A
1255F–USB–3/04
AT43312A
Figure 8. Differential Data Jitter
TPERIOD
DIFFERENTIAL
DATA LINES
CROSSOVER
POINTS
CONSECUTIVE
TRANSITIONS
N*TPERIOD+TXJR1
PAIRED
TRANSITIONS
N*TPERIOD+TXJR2
Figure 9. Differential-to-EOP Transition Skew and EOP Width
CROSSOVER
POINT
EXTENDED
TPERIOD
DIFFERENTIAL
DATA LINES
DIFF. DATA-toSE0 SKEW
N*TPERIOD+TDEOP
SOURCE EOP WIDTH: TFEOPT
TLEOPT
RECEIVER EOP WIDTH: TFEOPR,
TLEOPR
Figure 10. Receiver Jitter Tolerance
TPERIOD
DIFFERENTIAL
DATA LINES
TJR
TJR1
TJR2
CONSECUTIVE
TRANSITIONS
N*TPERIOD+TJR1
CONSECUTIVE
TRANSITIONS
N*TPERIOD+TJR1
17
1255F–USB–3/04
Figure 11. Hub Differential Delay, Differential Jitter, and SOP Distortion
UPSTREAM
END OF
CABLE
DOWNSTREAM
PORT
50% POINT OF
INITIAL SWING
VSS
CROSSOVER
POINT
VSS
HUB DELAY
DOWNSTREAM
THDD1
DIFFERENTIAL
DATA LINES
VSS
CROSSOVER
POINT
UPSTREAM
PORT
VSS
A. DOWNSTREAM HUB DELAY WITH CABLE
DOWNSTREAM
PORT
HUB DELAY
UPSTREAM
THDD2
CROSSOVER
POINT
B. UPSTREAM HUB DELAY WITHOUT CABLE
CROSSOVER
POINT
VSS
UPSTREAM
PORT OR END
OF CABLE
VSS
HUB DELAY
UPSTREAM
THDD1, THDD2
CROSSOVER
POINT
C. UPSTREAM HUB DELAY WITH OR WITHOUT CABLE
Figure 12. Hub EOP Delay and EOP Skew
50% POINT OF
INITIAL SWING
UPSTREAM
END OF
CABLE
CROSSOVER
POINT
EXTENDED
UPSTREAM
PORT
VSS
VSS
DOWNSTREAM
PORT
TEOP-
TEOP+
CROSSOVER
POINT
EXTENDED
DOWNSTREAM
PORT
VSS
TEOP-
TEOP+
CROSSOVER
POINT
EXTENDED
VSS
A. DOWNSTREAM EOP DELAY WITH CABLE
B. DOWNSTREAM EOP DELAY WITHOUT CABLE
CROSSOVER
POINT
EXTENDED
DOWNSTREAM
PORT
VSS
UPSTREAM
PORT OR END
OF CABLE
VSS
TEOP-
TEOP+
CROSSOVER
POINT
EXTENDED
C. UPSTREAM EOP DELAY WITH OR WITHOUT CABLE
18
AT43312A
1255F–USB–3/04
AT43312A
Table 14. Hub Event Timings
Symbol
Parameter
tDCNN
tDDIS
Condition
Min
Max
Unit
Time to Detect a Downstream Port Connect Event
Awake Hub
Suspended Hub
2.5
2.5
2000
12000
µs
µs
Time to Detect a Disconnect Event and Downstream Port
Awake Hub
Suspended Hub
2.5
2.5
2.5
10000
µs
µs
100
µs
10
20
ms
tURSM
Time from Detecting Downstream Resume to
Rebroadcast
tDRST
Duration of Driving Reset to a Downstream Device
tURLK
Time to Detect a Long K From Upstream
2.5
100
µs
tURLSEO
Time to Detect a Long SEO From Upstream
2.5
10,000
µs
tURPSEO
Time of repeating SEO Upstream
23
FS bit
time
Only for a SetPortFeature
(PORT_RESET) request
19
1255F–USB–3/04
USB-B
5
6
J1
1
2
3
4
0.01UF
FB
R4
100
R3
1.5K
R2
22
R1
C2
4.7UF
C5 2.2nF
C4
L10 FB
L9
C1
0.1UF
+
C7
47pF
22
8
24
25
11
12
10
C3
0.1UF
C8
47pF
Y1
6.000 MHZ
R6
1K
VCC5
DM0
DP0
OSC2
LFT
OSC1
U1
R5
47K
VLOCAL
D1
R7
DM2
DP2
PWR2#
STAT2#
OVL2#
330
AT43312A-AC
C6
0.33UF
DM4
DP4
PWR4#
STAT4#
OVL4#
DM3
DP3
PWR3#
STAT3#
OVL3#
2
3
7
20
14
32
1
6
21
15
29
30
5
22
16
D2
R8
LED
330
Q1
2N4401
CEXT
28
SELF/BUS#
19
VBUS
18
13
LPSTAT
TEST#
26
27
4
23
17
DM1
DP1
PWR1#
STAT1#
OVL1#
VSS
VSS
9
31
R10
R9
D3
LED
330
20
330
VLOCAL
D4
LED
C9
47pF
OVL4#
PWR4#
C15
47pF
C13
OVL3# 47pF
PWR3#
C11
OVL2# 47pF
PWR2#
OVL1#
PWR1#
R17
R16
R15
R14
R18
C16
47pF
C14
47pF
C12
47pF
R13
R12
C10
47pF
R11
22
22
22
22
22
22
22
22
VLOCAL
DM4R
DP4R
DM3R
DP3R
DM2R
DP2R
DM1R
DP1R
Figure 13. AT43312A Self-powered USB Hub
AT43312A
1255F–USB–3/04
PWR3#
PWR4#
OVL3#
OVL4#
PWR1#
PWR2#
OVL1#
OVL2#
VLOCAL
1
2
CON2
R21
100K
R22
100K
R23
1M
0.1UF
C18
0.01UF
C27
R20
100K
R19
100K
C17
4.7UF
+
VLOCAL
7
1
4
2
3
7
1
4
2
3
GND
OUTA
OUTB
GND
OUTA
OUTB
MIC2526-2
IN
CTLA
CTLB
FLGA
FLGB
U4
MIC2526-2
IN
CTLA
CTLB
FLGA
FLGB
U3
6
8
5
6
8
5
+
DP3R
DP4R
DM4R
C25
220UFD 10V
+
DP2R
DM2R
DP1R
DM3R
C23
220UFD 10V
+
C21
220UFD 10V
+
DM1R
C19
220UFD 10V
10
5
1
2
3
4
9
6
7
8
FB
L4
RP2
15K
FB
FB
L3
L2
L1 FB
FB
L14 FB
C26
0.1UF
L13 FB
C24
0.1UF
L12 FB
C22
0.1UF
L11
C20
0.1UF
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
5
6
5
6
5
6
5
1255F–USB–3/04
6
J3
USB-A
JP5
USB-A
JP4
USB-A
JP3
USB-A
JP2
AT43312A
Figure 14. AT43312A Self-powered USB Hub
21
USB-B
J1
5
6
1
2
3
4
0.01UF
FB
R4
100
C2
4.7UF
R3
1.5K
C5 2.2nF
C4
L10 FB
L9
C1
0.1UF
22
R2
+
22
R1
Y1
6.000 MHZ
10
C3
0.1UF
8
24
25
11
12
VCC5
DM0
DP0
OSC2
LFT
OSC1
U1
1N4148
1N4148
D1
R7
DM2
DP2
PWR2#
STAT2#
OVL2#
330
AT43312A-AC
C6
0.33UF
DM4
DP4
PWR4#
STAT4#
OVL4#
DM3
DP3
PWR3#
STAT3#
OVL3#
2
3
7
20
14
32
1
6
21
15
29
30
5
22
16
D2
R8
LED
330
D6
CEXT
28
SELF/BUS#
19
R10
R9
D3
LED
330
D5
18
13
LPSTAT
TEST#
26
27
4
23
17
DM1
DP1
PWR1#
STAT1#
OVL1#
VSS
VSS
330
22
9
31
VBUS
D4
LED
OVL4#
PWR4#
OVL3#
PWR3#
OVL2#
PWR2#
OVL1#
PWR1#
R26
R24
R22
R21
R18
R17
R14
R13
22
22
22
22
22
22
22
22
DM4R
DP4R
DM3R
DP3R
DM2R
DP2R
DM1R
DP1R
VDD
VBUS
Figure 15. AT43312A Bus-powered USB Hub
AT43312A
1255F–USB–3/04
PWR3#
PWR4#
OVL3#
OVL4#
VDD
PWR1#
PWR2#
OVL1#
OVL2#
VBUS
R15
47K
R11
47K
R16
47K
R12
47K
7
1
4
2
3
7
1
4
2
3
GND
OUTA
OUTB
GND
OUTA
OUTB
MIC2526-2
IN
CTLA
CTLB
FLGA
FLGB
U4
MIC2526-2
IN
CTLA
CTLB
FLGA
FLGB
U3
6
8
5
6
8
5
+
DP3R
DP4R
DM4R
C19
120UFD 10V
+
DP2R
DM2R
DP1R
DM3R
C17
120UFD 10V
+
C15
120UFD 10V
+
DM1R
10
5
1
2
3
4
9
6
7
8
FB
L4
RP2
15K
FB
FB
L3
L2
L1 FB
FB
L14 FB
C20
0.1UF
L13 FB
C18
0.1UF
L12 FB
C16
0.1UF
L11
C14
0.1UF
1
2
3
4
1
2
3
4
1
2
3
4
1
2
3
4
5
6
5
6
5
6
5
1255F–USB–3/04
6
C13
120UFD 10V
USB-A
JP5
USB-A
JP4
USB-A
JP3
USB-A
JP2
AT43312A
Figure 16. AT43312A Bus-powered USB Hub
23
Ordering Information
Ordering Code
Package
AT43312A-AC
AT43312A-SC
32AA
32R
Operating Range
Commercial
(0°C to 70°C)
Package Type
32AA
32-lead, Low-profile (1.4 mm) Plastic Quad Flat Package (LQFP)
32R
32-lead, 0.440" Wide, Plastic Gull Wing Small Outline (SOIC)
24
AT43312A
1255F–USB–3/04
AT43312A
Package Information
32AA – LQFP
PIN 1
B
PIN 1 IDENTIFIER
E1
e
E
D1
D
C
0˚~7˚
A1
A2
A
L
COMMON DIMENSIONS
(Unit of Measure = mm)
Notes:
1. This package conforms to JEDEC reference MS-026, Variation BBA.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
SYMBOL
MIN
NOM
MAX
A
–
–
1.60
A1
0.05
–
0.15
A2
1.35
1.40
1.45
D
8.75
9.00
9.25
D1
6.90
7.00
7.10
E
8.75
9.00
9.25
E1
6.90
7.00
7.10
B
0.30
–
0.45
C
0.09
–
0.20
L
0.45
–
0.75
e
NOTE
Note 2
Note 2
0.80 TYP
10/5/2001
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32AA, 32-lead, 7 x 7 mm Body Size, 1.4 mm Body Thickness,
0.8 mm Lead Pitch, Low Profile Plastic Quad Flat Package (LQFP)
DRAWING NO.
32AA
REV.
B
25
1255F–USB–3/04
32R – SOIC
B
E
E1
PIN 1
e
D
A
A1
COMMON DIMENSIONS
(Unit of Measure = mm)
MIN
NOM
A
2.29
–
2.54
A1
0.102
–
0.254
D
20.83
–
21.08
E
14.05
–
14.40
E1
11.05
–
11.30
B
0.356
–
0.508
C
0.1
–
0.22
L
0.53
–
1.04
SYMBOL
0º ~ 8º
C
L
Note: 1. Dimensions D and E do not include mold Flash
or protrusion. Mold Flash or protrusion shall not exceed
0.25 mm (0.010").
e
MAX
NOTE
Note 1
Note 1
1.27 TYP
06/04/2002
R
26
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32R, 32-lead, 0.440" Body Width,
Plastic Gull Wing Small Outline (SOIC)
DRAWING NO.
REV.
32R
B
AT43312A
1255F–USB–3/04
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
© Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof, are the registered trademarks of Atmel Corporation or its
subsidiaries. Other terms and product names may be the trademarks of others.
Printed on recycled paper.
1255F–USB–3/04
xM