ONSEMI 1SMC78AT3

1SMC5.0AT3 Series
1500 Watt Peak Power Zener
Transient Voltage Suppressors
Unidirectional*
The SMC series is designed to protect voltage sensitive
components from high voltage, high energy transients. They have
excellent clamping capability, high surge capability, low zener
impedance and fast response time. The SMC series is supplied in
ON Semiconductor’s exclusive, cost-effective, highly reliable
Surmetic package and is ideally suited for use in communication
systems, automotive, numerical controls, process controls, medical
equipment, business machines, power supplies and many other
industrial/consumer applications.
Specification Features:
•
•
•
•
•
•
•
•
•
Working Peak Reverse Voltage Range – 5.0 V to 78 V
Standard Zener Breakdown Voltage Range – 6.7 V to 91.25 V
Peak Power – 1500 Watts @ 1 ms
ESD Rating of Class 3 (>16 KV) per Human Body Model
Maximum Clamp Voltage @ Peak Pulse Current
Low Leakage < 5 µA Above 10 V
UL 497B for Isolated Loop Circuit Protection
Maximum Temperature Coefficient Specified
Response Time is Typically < 1 ns
http://onsemi.com
PLASTIC SURFACE MOUNT
ZENER TRANSIENT
VOLTAGE SUPPRESSORS
5.0–78 VOLTS
1500 WATT PEAK POWER
Cathode
Anode
SMC
CASE 403
PLASTIC
Mechanical Characteristics:
CASE: Void-free, transfer-molded, thermosetting plastic
FINISH: All external surfaces are corrosion resistant and leads are
MARKING DIAGRAM
readily solderable
MAXIMUM CASE TEMPERATURE FOR SOLDERING PURPOSES:
YWW
Gxx
260°C for 10 Seconds
LEADS: Modified L–Bend providing more contact area to bond pads
POLARITY: Cathode indicated by molded polarity notch
MOUNTING POSITION: Any
Y
WW
Gxx
MAXIMUM RATINGS
= Year
= Work Week
= Specific Device Code
= (See Table on Page 3)
Please See the Table on the Following Page
ORDERING INFORMATION
Device 1SMCxxxAT3
Package
Shipping
SMC
2500/Tape & Reel
Devices listed in bold, italic are ON Semiconductor
Preferred devices. Preferred devices are recommended
choices for future use and best overall value.
*Bidirectional devices will not be available in this
series.
†The “T3” suffix refers to a 13 inch reel.
 Semiconductor Components Industries, LLC, 2001
May, 2001 – Rev. 3
1
Publication Order Number:
1SMC5.0AT3/D
1SMC5.0AT3 Series
MAXIMUM RATINGS
Rating
Symbol
Value
Unit
Peak Power Dissipation (Note 1.) @ TL = 25°C, Pulse Width = 1 ms
PPK
1500
W
DC Power Dissipation @ TL = 75°C
Measured Zero Lead Length (Note 2.)
Derate Above 75°C
Thermal Resistance from Junction to Lead
PD
4.0
W
RJL
54.6
18.3
mW/°C
°C/W
W
mW/°C
°C/W
DC Power Dissipation (Note 3.) @ TA = 25°C
Derate Above 25°C
Thermal Resistance from Junction to Ambient
PD
RJA
0.75
6.1
165
Forward Surge Current (Note 4.) @ TA = 25°C
IFSM
200
A
TJ, Tstg
–65 to +150
°C
Operating and Storage Temperature Range
1.
2.
3.
4.
10 X 1000 s, non–repetitive
1″ square copper pad, FR–4 board
FR–4 board, using ON Semiconductor minimum recommended footprint, as shown in 403 case outline dimensions spec.
1/2 sine wave (or equivalent square wave), PW = 8.3 ms, duty cycle = 4 pulses per minute maximum.
ELECTRICAL CHARACTERISTICS (TA = 25°C unless
I
otherwise noted, VF = 3.5 V Max @ IF = 100 A) (Note 5.)
Symbol
IPP
Maximum Reverse Peak Pulse Current
VC
Clamping Voltage @ IPP
VRWM
IR
VBR
IF
Parameter
VC VBR VRWM
Working Peak Reverse Voltage
IR VF
IT
Maximum Reverse Leakage Current @ VRWM
Breakdown Voltage @ IT
IT
Test Current
IF
Forward Current
VF
Forward Voltage @ IF
IPP
Uni–Directional TVS
5. 1/2 sine wave or equivalent, PW = 8.3 ms
non–repetitive duty cycle
http://onsemi.com
2
V
1SMC5.0AT3 Series
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)
Device
Device
Marking
Breakdown Voltage
VRWM
(Note 6.)
IR @ VRWM
Volts
µA
Min
Nom
VBR Volts (Note 7.)
VC @ IPP (Note 8.)
@ IT
VC
IPP
Max
mA
Volts
Amps
1SMC5.0AT3
1SMC6.0AT3
1SMC6.5AT3
1SMC7.0AT3
GDE
GDG
GDK
GDM
5.0
6.0
6.5
7.0
1000
1000
500
200
6.4
6.67
7.22
7.78
6.7
7.02
7.6
8.19
7.0
7.37
7.98
8.6
10
10
10
10
9.2
10.3
11.2
12
163
145.6
133.9
125
1SMC7.5AT3
1SMC8.0AT3
1SMC8.5AT3
1SMC9.0AT3
GDP
GDR
GDT
GDV
7.5
8.0
8.5
9.0
100
50
25
10
8.33
8.89
9.44
10
8.77
9.36
9.92
10.55
9.21
9.83
10.4
11.1
1
1
1
1
12.9
13.6
14.4
15.4
116.3
110.3
104.2
97.4
1SMC10AT3
1SMC11AT3
1SMC12AT3
1SMC13AT3
GDX
GDZ
GEE
GEG
10
11
12
13
5
5
5
5
11.1
12.2
13.3
14.4
11.7
12.85
14
15.15
12.3
13.5
14.7
15.9
1
1
1
1
17
18.2
19.9
21.5
88.2
82.4
75.3
69.7
1SMC14AT3
1SMC15AT3
1SMC16AT3
1SMC17AT3
GEK
GEM
GEP
GER
14
15
16
17
5
5
5
5
15.6
16.7
17.8
18.9
16.4
17.6
18.75
19.9
17.2
18.5
19.7
20.9
1
1
1
1
23.2
24.4
26
27.6
64.7
61.5
57.7
53.3
1SMC18AT3
1SMC20AT3
1SMC22AT3
1SMC24AT3
GET
GEV
GEX
GEZ
18
20
22
24
5
5
5
5
20
22.2
24.4
26.7
21.05
23.35
25.65
28.1
22.1
24.5
26.9
29.5
1
1
1
1
29.2
32.4
35.5
38.9
51.4
46.3
42.2
38.6
1SMC26AT3
1SMC28AT3
1SMC30AT3
1SMC33AT3
GFE
GFG
GFK
GFM
26
28
30
33
5
5
5
5
28.9
31.1
33.3
36.7
30.4
32.75
35.05
38.65
31.9
34.4
36.8
40.6
1
1
1
1
42.1
45.4
48.4
53.3
35.6
33
31
28.1
1SMC36AT3
1SMC40AT3
1SMC43AT3
1SMC45AT3
GFP
GFR
GFT
GFV
36
40
43
45
5
5
5
5
40
44.4
47.8
50
42.1
46.75
50.3
52.65
44.2
49.1
52.8
55.3
1
1
1
1
58.1
64.5
69.4
72.2
25.8
32.2
21.6
20.6
1SMC48AT3
1SMC51AT3
1SMC54AT3
1SMC58AT3
GFX
GFZ
GGE
GGG
48
51
54
58
5
5
5
5
53.3
56.7
60
64.4
56.1
59.7
63.15
67.8
58.9
62.7
66.3
71.2
1
1
1
1
77.4
82.4
87.1
93.6
19.4
18.2
17.2
16
1SMC60AT3
1SMC64AT3
1SMC70AT3
1SMC75AT3
1SMC78AT3
GGK
GGM
GGP
GGR
GGT
60
64
70
75
78
5
5
5
5
5
66.7
71.1
77.8
83.3
86.7
70.2
74.85
81.9
87.7
91.25
73.7
78.6
86
92.1
95.8
1
1
1
1
1
96.8
103
113
121
126
15.5
14.6
13.3
12.4
11.4
6. A transient suppressor is normally selected according to the maximum working peak reverse voltage (VRWM), which should be equal to or
greater than the DC or continuous peak operating voltage level.
7. VBR measured at pulse test current IT at an ambient temperature of 25°C.
8. Surge current waveform per Figure 2 and derate per Figure 3 of the General Data – 1500 Watt at the beginning of this group.
http://onsemi.com
3
1SMC5.0AT3 Series
NONREPETITIVE
PULSE WAVEFORM
SHOWN IN FIGURE 2
PULSE WIDTH (tP) IS DEFINED
AS THAT POINT WHERE THE PEAK
CURRENT DECAYS TO 50%
OF IPP.
tr≤ 10 µs
100
PEAK VALUE - IPP
VALUE (%)
Ppk, PEAK POWER (kW)
100
10
HALF VALUE 50
IPP
2
tP
1
0.1 µs
1 µs
10 µs
100 µs
1 ms
0
10 ms
0
1
2
3
4
tP, PULSE WIDTH
t, TIME (ms)
Figure 1. Pulse Rating Curve
Figure 2. Pulse Waveform
1000
140
IT, TEST CURRENT (AMPS)
PEAK PULSE DERATING IN % OF
PEAK POWER OR CURRENT @ TA = 25° C
160
120
100
80
60
40
20
0
0
25
50
75
100
125
150
500
VBR(NOM)=6.8TO13V
20V
43V
24V
75V
TL=25°C
tP=10µs
200
100
120V
50
180V
20
10
5
2
1
0.3
0.5 0.7 1
2
3
5
7
10
20
30
TA, AMBIENT TEMPERATURE (°C)
∆VBR, INSTANTANEOUS INCREASE IN VBR ABOVE VBR (NOM) (VOLTS)
Figure 3. Pulse Derating Curve
Figure 4. Dynamic Impedance
UL RECOGNITION
including Strike Voltage Breakdown test, Endurance
Conditioning, Temperature test, Dielectric Voltage-Withstand
test, Discharge test and several more.
Whereas, some competitors have only passed a
flammability test for the package material, we have been
recognized for much more to be included in their Protector
category.
The entire series has Underwriters Laboratory
Recognition for the classification of protectors (QVGV2)
under the UL standard for safety 497B and File #116110.
Many competitors only have one or two devices recognized
or have recognition in a non-protective category. Some
competitors have no recognition at all. With the UL497B
recognition, our parts successfully passed several tests
http://onsemi.com
4
1SMC5.0AT3 Series
APPLICATION NOTES
RESPONSE TIME
minimum lead lengths and placing the suppressor device as
close as possible to the equipment or components to be
protected will minimize this overshoot.
Some input impedance represented by Zin is essential to
prevent overstress of the protection device. This impedance
should be as high as possible, without restricting the circuit
operation.
In most applications, the transient suppressor device is
placed in parallel with the equipment or component to be
protected. In this situation, there is a time delay associated
with the capacitance of the device and an overshoot
condition associated with the inductance of the device and
the inductance of the connection method. The capacitive
effect is of minor importance in the parallel protection
scheme because it only produces a time delay in the
transition from the operating voltage to the clamp voltage as
shown in Figure 5.
The inductive effects in the device are due to actual
turn-on time (time required for the device to go from zero
current to full current) and lead inductance. This inductive
effect produces an overshoot in the voltage across the
equipment or component being protected as shown in
Figure 6. Minimizing this overshoot is very important in the
application, since the main purpose for adding a transient
suppressor is to clamp voltage spikes. The SMC series have
a very good response time, typically < 1 ns and negligible
inductance. However, external inductive effects could
produce unacceptable overshoot. Proper circuit layout,
DUTY CYCLE DERATING
The data of Figure 1 applies for non-repetitive conditions
and at a lead temperature of 25°C. If the duty cycle increases,
the peak power must be reduced as indicated by the curves
of Figure 7. Average power must be derated as the lead or
ambient temperature rises above 25°C. The average power
derating curve normally given on data sheets may be
normalized and used for this purpose.
At first glance the derating curves of Figure 7 appear to be
in error as the 10 ms pulse has a higher derating factor than
the 10 µs pulse. However, when the derating factor for a
given pulse of Figure 7 is multiplied by the peak power value
of Figure 1 for the same pulse, the results follow the
expected trend.
http://onsemi.com
5
1SMC5.0AT3 Series
TYPICAL PROTECTION CIRCUIT
Zin
LOAD
Vin
V
V
Vin (TRANSIENT)
VL
OVERSHOOT DUE TO
INDUCTIVE EFFECTS
Vin (TRANSIENT)
VL
VL
Vin
td
tD = TIME DELAY DUE TO CAPACITIVE EFFECT
t
t
Figure 5.
Figure 6.
1
0.7
DERATING FACTOR
0.5
0.3
0.2
PULSE WIDTH
10 ms
0.1
0.07
0.05
1 ms
0.03
100 µs
0.02
10 µs
0.01
0.1 0.2
0.5
1
2
5
10
D, DUTY CYCLE (%)
20
50 100
Figure 7. Typical Derating Factor for Duty Cycle
http://onsemi.com
6
1SMC5.0AT3 Series
OUTLINE DIMENSIONS
Transient Voltage Suppressors – Surface Mounted
1500 Watt Peak Power
SMC
CASE 403–03
ISSUE B
S
A
D
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. D DIMENSION SHALL BE MEASURED WITHIN
DIMENSION P.
B
INCHES
DIM MIN
MAX
A
0.260
0.280
B
0.220
0.240
C
0.075
0.095
D
0.115
0.121
H 0.0020 0.0060
J
0.006
0.012
K
0.030
0.050
P
0.020 REF
S
0.305
0.320
C
K
P
J
H
0.171
4.343
0.150
3.810
0.110
2.794
inches
mm
SMC Footprint
http://onsemi.com
7
MILLIMETERS
MIN
MAX
6.60
7.11
5.59
6.10
1.90
2.41
2.92
3.07
0.051
0.152
0.15
0.30
0.76
1.27
0.51 REF
7.75
8.13
1SMC5.0AT3 Series
Surmetic is a trademark of Semiconductor Components Industries, LLC.
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: [email protected]
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–[email protected]
French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
Email: ONlit–[email protected]
English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)
Email: [email protected]
CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–[email protected]
Toll–Free from Mexico: Dial 01–800–288–2872 for Access –
then Dial 866–297–9322
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–[email protected]
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: [email protected]
ON Semiconductor Website: http://onsemi.com
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, UK, Ireland
For additional information, please contact your local
Sales Representative.
http://onsemi.com
8
1SMC5.0AT3/D