SAMSUNG KM416S4030CT-F8

KM416S4030C
Preliminary
CMOS SDRAM
Revision History
Revision 1 (May 1998)
- ICC2 N value (10mA) is changed to 12mA.
Revision .2 (June 1998)
- tSH (-10 binning) is revised.
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
1M x 16Bit x 4 Banks Synchronous DRAM
FEATURES
GENERAL DESCRIPTION
•
•
•
•
The KM416S4030C is 67,108,864 bits synchronous high data
rate Dynamic RAM organized as 4 x 1,048,576 words by 16
bits, fabricated with SAMSUNG ′s high performance CMOS
technology. Synchronous design allows precise cycle control
with the use of system clock I/O transactions are possible on
every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high performance memory system applications.
•
•
•
•
•
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock
Burst read single-bit write operation
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
ORDERING INFORMATION
Part No.
Max Freq.
KM416S4030CT-G/F7
143MHz
KM416S4030CT-G/F8
125MHz
KM416S4030CT-G/FH
100MHz
KM416S4030CT-G/FL
100MHz
KM416S4030CT-G/F10
100MHz
Interface Package
LVTTL
54
TSOP(II)
FUNCTIONAL BLOCK DIAGRAM
I/O Control
Data Input Register
LWE
LDQM
Bank Select
1M x 16
1M x 16
1M x 16
Output Buffer
Sense AMP
Row Decoder
ADD
Row Buffer
Refresh Counter
DQi
Column Decoder
Col. Buffer
LCBR
LRAS
Address Register
CLK
1M x 16
Latency & Burst Length
LCKE
Programming Register
LRAS
LCBR
LWE
LCAS
LWCBR
LDQM
Timing Register
CLK
CKE
CS
RAS
CAS
WE
L(U)DQM
* Samsung Electronics reserves the right to
change products or specification without
notice.
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
PIN CONFIGURATION (Top view)
V DD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
V DD
LDQM
WE
CAS
RAS
CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
N.C/RFU
UDQM
CLK
CKE
N.C
A11
A9
A8
A7
A6
A5
A4
VSS
54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)
PIN FUNCTION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and L(U)DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
A 0 ~ A 11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA 0 ~ RA 11 , Column address : CA 0 ~ CA 7
BA 0 ~ BA 1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
L(U)DQM
Data input/output mask
Makes data output Hi-Z, t SHZ after the clock and masks the output.
Blocks data input when L(U)DQM active.
DQ 0 ~
RAS low.
CAS low.
Data input/output
Data inputs/outputs are multiplexed on the same pins.
V DD /VSS
Power supply/ground
Power and ground for the input buffers and the core logic.
V DDQ /V SSQ
Data output power/ground
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
N.C/RFU
No connection
/reserved for future use
This pin is recommended to be left No Connection on the device.
15
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Value
Unit
Voltage on any pin relative to Vss
VIN , V OUT
-1.0 ~ 4.6
V
Voltage on V DD supply relative to Vss
V DD , V DDQ
-1.0 ~ 4.6
V
TSTG
-55 ~ +150
°C
Power dissipation
PD
1
W
Short circuit current
IOS
50
mA
Storage temperature
Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC OPERATING CONDITIONS
Recommended operating conditions (Voltage referenced to V
Parameter
Supply voltage
SS
= 0V, T A = 0 to 70 °C)
Symbol
Min
Typ
Max
Unit
VDD , VDDQ
3.0
3.3
3.6
V
Note
Input logic high voltage
V IH
2.0
3.0
VDDQ +0.3
V
1
Input logic low voltage
V IL
-0.3
0
0.8
V
2
Output logic high voltage
VOH
2.4
-
-
V
IOH = -2mA
Output logic low voltage
VOL
-
-
0.4
V
IOL = 2mA
Input leakage current (Inputs)
IIL
-1
-
1
uA
3
Input leakage current (I/O pins)
IIL
-1.5
-
1.5
uA
3,4
Notes : 1. V IH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V IL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ VIN ≤ VDDQ .
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V ≤ V OUT ≤ V DDQ.
CAPACITANCE
(V DD = 3.3V, T A = 23°C, f = 1MHz, V REF = 1.4V ± 200 mV)
Pin
Clock
RAS, CAS, WE, CS, CKE, L(U)DQM
Symbol
Min
Max
Unit
C CLK
2.5
4.0
pF
CIN
2.5
5.0
pF
Address
C ADD
2.5
5.0
pF
DQ 0 ~ DQ 15
C OUT
4.0
6.5
pF
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, T
Parameter
Symbol
Operating current
(One bank active)
Precharge standby current in
power-down mode
ICC1
ICC2 P
Active standby current in
power-down mode
Active standby current in
non power-down mode
(One bank active)
= 0 to 70 °C)
Test Condition
CAS
Latency
Burst length = 1
tRC ≥ tRC (min)
IOL = 0 mA
Version
-7
-8
-H
-L
-10
75
75
70
70
65
CKE ≤ VIL (max), t CC = 15ns
1
ICC2 PS CKE & CLK ≤ VIL (max), t CC = ∞
ICC2 N
Precharge standby current in
non power-down mode
A
CKE ≥ VIH (min), CS ≥ V IH (min), t CC = 15ns
Input signals are changed one time during 30ns
ICC3 NS
mA
1
mA
12
mA
6
CKE ≤ VIL (max), t CC = 15ns
2
ICC3 PS CKE & CLK ≤ VIL (max), t CC = ∞
ICC3 N
Note
1
CKE ≥ VIH (min), CLK ≤ VIL (max), t CC = ∞
ICC2 NS
Input signals are stable
ICC3 P
Unit
mA
2
CKE ≥ VIH (min), CS ≥ V IH (min), t CC = 15ns
Input signals are changed one time during 30ns
20
mA
CKE ≥ VIH (min), CLK ≤ VIL (max), t CC = ∞
Input signals are stable
10
mA
IOL = 0 mA
Page burst
2Banks activated
tCCD = 2CLKs
Operating current
(Burst mode)
ICC4
Refresh current
ICC5
tRC ≥ tRC (min)
Self refresh current
ICC6
CKE ≤ 0.2V
3
130
115
90
90
90
2
90
90
90
85
85
mA
1
mA
2
1
mA
3
450
uA
4
125
110
Notes : 1. Measured with outputs open.
2. Refresh period is 64ms.
3. KM416S4030CT-G**
4. KM416S4030CT-F**
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
AC OPERATING TEST CONDITIONS
(VDD = 3.3V ± 0.3V, T A = 0 to 70 °C)
Parameter
AC input levels (Vih/Vil)
Value
Unit
2.4/0.4
V
1.4
V
tr/tf = 1/1
ns
1.4
V
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
See Fig. 2
3.3V
Vtt = 1.4V
1200Ω
50Ω
VOH (DC) = 2.4V, I OH = -2mA
VOL (DC) = 0.4V, I OL = 2mA
Output
870Ω
Z0 = 50 Ω
Output
50pF
50pF
(Fig. 1) DC output load circuit
(Fig. 2) AC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Version
Symbol
-7
-8
-H
-L
-10
Unit
Note
Row active to row active delay
tRRD (min)
14
16
20
20
20
ns
1
RAS to CAS delay
tRCD (min)
20
20
20
20
24
ns
1
Row precharge time
tRP (min)
20
20
20
20
24
ns
1
tRAS (min)
48
48
50
50
50
ns
1
Row active time
tRAS (max)
100
us
Row cycle time
tRC (min)
68
68
70
70
80
ns
1
Last data in to row precharge
tRDL (min)
7
8
10
10
12
ns
2
Last data in to new col. address Delay
tCDL (min)
1
CLK
2
Last data in to burst stop
tBDL (min)
1
CLK
2
Col. address to col. address delay
tCCD (min)
1
CLK
3
ea
4
Number of valid output data
CAS latency=3
2
CAS latency=2
1
Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
Parameter
-7
Symbol
Min
CLK cycle time
CAS latency=3
tCC
CAS latency=2
CLK to valid
output delay
Output data
hold time
CAS latency=3
7
-8
Max
CAS latency=2
CAS latency=3
tOH
CAS latency=2
8
1000
10
tSAC
Min
-H
Max
1000
10
Min
10
-L
Max
1000
10
Min
10
-10
Max
1000
12
Min
10
Unit
Note
ns
1
ns
1,2
ns
2
Max
1000
13
6
6
6
6
7
6
6
6
7
7
3
3
3
3
3
3
3
3
3
3
CLK high pulse width
tCH
3
3
3
3
3.5
ns
3
CLK low pulse width
tCL
3
3
3
3
3.5
ns
3
Input setup time
tSS
2
2
2
2
2.5
ns
3
Input hold time
tSH
1
1
1
1
1
ns
3
CLK to output in Low-Z
tSLZ
1
1
1
1
1
ns
2
CLK to output
in Hi-Z
CAS latency=3
tSHZ
CAS latency=2
6
6
6
6
7
6
6
6
7
7
ns
Notes : 1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
DQ BUFFER OUTPUT DRIVE CHARACTERISTICS
Parameter
Symbol
Condition
Min
Output rise time
trh
Measure in linear
region : 1.2V ~ 1.8V
Output fall time
tfh
Output rise time
Output fall time
Typ
Max
Unit
Notes
1.37
4.37
Volts/ns
3
Measure in linear
region : 1.2V ~ 1.8V
1.30
3.8
Volts/ns
3
trh
Measure in linear
region : 1.2V ~ 1.8V
2.8
3.9
5.6
Volts/ns
1,2
tfh
Measure in linear
region : 1.2V ~ 1.8V
2.0
2.9
5.0
Volts/ns
1,2
Notes : 1. Rise time specification based on 0pF + 50 Ω to V SS , use these values to design to.
2. Fall time specification based on 0pF + 50 Ω to V DD , use these values to design to.
3. Measured into 50pF only, use these values to characterize to.
4. All measurements done with respect to V SS .
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
IBIS SPECIFICATION
66MHz and 100MHz Pull-up
0
IOH Characteristics (Pull-up)
(V)
3.45
3.3
3.0
2.6
2.4
2.0
1.8
1.65
1.5
1.4
1.0
0.0
0.0
-21.1
-34.1
-58.7
-67.3
-73.0
-77.9
-80.8
-88.6
-93.0
100MHz
Max
I (mA)
-2.4
-27.3
-74.1
-129.2
-153.3
-197.0
-226.2
-248.0
-269.7
-284.3
-344.5
-502.4
-0.7
-7.5
-13.3
-27.5
-35.5
-41.1
-47.9
-52.4
-72.5
-93.0
0.5
1
1.5
2
2.5
3
3.5
0
66MHz
Min
I (mA)
-100
-200
mA
Voltage
100MHz
Min
I (mA)
-300
-400
-500
-600
Voltage
IOH Min (100MHz)
IOH Min (66MHz)
IOH Max (66 and 100MHz)
66MHz and 100MHz Pull-down
IOL Characteristics (Pull-down)
(V)
0.0
0.4
0.65
0.85
1.0
1.4
1.5
1.65
1.8
1.95
3.0
3.45
100MHz
Min
I (mA)
0.0
27.5
41.8
51.6
58.0
70.7
72.9
75.4
77.0
77.6
80.3
81.4
100MHz
Max
I (mA)
0.0
70.2
107.5
133.8
151.2
187.7
194.4
202.5
208.6
212.0
219.6
222.6
66MHz
Min
I (mA)
0.0
17.7
26.9
33.3
37.6
46.6
48.0
49.5
50.7
51.5
54.2
54.9
250
200
150
mA
Voltage
100
50
0
0
0.5
1
1.5
2
2.5
3
3.5
Voltage
IOL Min (100MHz)
IOL Min (66MHz)
IOL Max (100MHz)
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
Minimum VDD clamp current
(Referenced to VDD)
VDD Clamp @ CLK, CKE, CS, DQM & DQ
I (mA)
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.23
1.34
3.02
5.06
7.35
9.83
12.48
15.30
18.31
20
15
mA
V DD (V)
0.0
0.2
0.4
0.6
0.7
0.8
0.9
1.0
1.2
1.4
1.6
1.8
2.0
2.2
2.4
2.6
10
5
0
0
1
2
3
Voltage
I (mA)
Minimum VSS clamp current
VSS Clamp @ CLK, CKE, CS, DQM & DQ
I (mA)
-57.23
-45.77
-38.26
-31.22
-24.58
-18.37
-12.56
-7.57
-3.37
-1.75
-0.58
-0.05
0.0
0.0
0.0
0.0
-3
-2
-1
0
0
-10
-20
mA
VSS (V)
-2.6
-2.4
-2.2
-2.0
-1.8
-1.6
-1.4
-1.2
-1.0
-0.9
-0.8
-0.7
-0.6
-0.4
-0.2
0.0
-30
-40
-50
-60
Voltage
I (mA)
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE
KM416S4030CT-7
(Unit : Number of clock)
Frequency
CAS
Latency
tRC
tRAS
tRP
tRRD
tRCD
tCCD
tCDL
tRDL
68ns
48ns
20ns
14ns
20ns
7ns
7ns
7ns
143MHz (7.0ns)
3
10
7
3
2
3
1
1
1
125MHz (8.0ns)
3
9
6
3
2
3
1
1
1
100MHz (10.0ns)
2
7
5
2
2
2
1
1
1
83MHz (12.0ns)
2
6
4
2
2
2
1
1
1
75MHz (13.0ns)
2
6
4
2
2
2
1
1
1
66MHz (15.0ns)
2
5
4
2
1
2
1
1
1
Frequency
CAS
Latency
tRC
tRAS
tRP
tRRD
tRCD
tCCD
tCDL
tRDL
68ns
48ns
20ns
16ns
20ns
8ns
8ns
8ns
125MHz (8.0ns)
3
9
6
3
2
3
1
1
1
100MHz (10.0ns)
2
7
5
2
2
2
1
1
1
83MHz (12.0ns)
2
6
4
2
2
2
1
1
1
75MHz (13.0ns)
2
6
4
2
2
2
1
1
1
66MHz (15.0ns)
2
5
4
2
2
2
1
1
1
CAS
Latency
tRC
tRAS
tRP
tRRD
tRCD
tCCD
tCDL
tRDL
70ns
50ns
20ns
20ns
20ns
10ns
10ns
10ns
KM416S4030CT-8
(Unit : Number of clock)
(Unit : Number of clock)
KM416S4030CT-H
Frequency
100MHz (10.0ns)
2
7
5
2
2
2
1
1
1
83MHz (12.0ns)
2
6
5
2
2
2
1
1
1
75MHz (13.0ns)
2
6
4
2
2
2
1
1
1
66MHz (15.0ns)
2
5
4
2
2
2
1
1
1
60MHz (16.7ns)
2
5
3
2
2
2
1
1
1
(Unit : Number of clock)
KM416S4030CT-L
Frequency
CAS
Latency
tRC
tRAS
tRP
tRRD
tRCD
tCCD
tCDL
tRDL
70ns
50ns
20ns
20ns
20ns
10ns
10ns
10ns
100MHz (10.0ns)
3
7
5
2
2
2
1
1
1
83MHz (12.0ns)
2
6
5
2
2
2
1
1
1
75MHz (13.0ns)
2
6
4
2
2
2
1
1
1
66MHz (15.0ns)
2
5
4
2
2
2
1
1
1
60MHz (16.7ns)
2
5
3
2
2
2
1
1
1
Frequency
CAS
Latency
tRC
tRAS
tRP
tRRD
tRCD
tCCD
tCDL
tRDL
80ns
50ns
24ns
20ns
24ns
10ns
10ns
12ns
100MHz (10.0ns)
3
8
5
3
2
3
1
1
2
83MHz (12.0ns)
3
7
5
2
2
2
1
1
1
75MHz (13.0ns)
2
7
4
2
2
2
1
1
1
66MHz (15.0ns)
2
6
4
2
2
2
1
1
1
60MHz (16.7ns)
2
5
3
2
2
2
1
1
1
(Unit : Number of clock)
KM416S4030CT-10
REV. 2 June '98
Preliminary
CMOS SDRAM
KM416S4030C
SIMPLIFIED TRUTH TABLE
Command
Register
Mode register set
Auto refresh
Refresh
CKEn-1
CKEn
CS
RAS
CAS
WE
DQM
H
X
L
L
L
L
X
OP code
L
L
L
H
X
X
H
Entry
Self
refresh
Exit
H
H
Bank active & row addr.
H
X
Read &
column address
Auto precharge disable
H
X
Write &
column address
Auto precharge disable
L
H
H
H
H
L
X
X
X
L
H
H
X
V
L
H
L
H
X
V
X
X
L
H
L
L
H
X
X
L
L
H
L
H
H
L
L
X
H
L
Exit
L
H
Entry
H
L
Precharge power down mode
Exit
L
V
Column
address
(A 0 ~ A 7)
L
X
X
All banks
Entry
L
DQM
H
No operation command
H
H
H
X
X
X
L
V
V
V
X
X
X
X
H
X
X
X
L
H
H
H
H
X
X
X
L
V
V
V
X
X
H
X
X
X
L
H
H
H
3
3
Column
address
(A 0 ~ A 7)
H
H
Clock suspend or
active power down
3
Row address
H
H
Note
1,2
X
Auto precharge enable
Bank selection
A11,
A9 ~ A0
3
Auto precharge enable
Burst stop
A10/AP
L
L
Precharge
BA0,1
X
V
L
X
H
4
4,5
4
4,5
6
X
X
X
X
X
X
X
V
X
X
X
7
(V=Valid, X=Don ′t care, H=Logic high, L=Logic low)
Notes : 1. OP Code : Operand code
A 0 ~ A 11 & BA 0 ~ BA 1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA 0 ~ BA 1 : Bank select addresses.
If both BA 0 and BA 1 are "Low" at read, write, row active and precharge, bank A is selected.
If both BA 0 is "Low" and BA 1 is "High" at read, write, row active and precharge, bank B is selected.
If both BA 0 is "High" and BA 1 is "Low" at read, write, row active and precharge, bank C is selected.
If both BA 0 and BA 1 are "High" at read, write, row active and precharge, bank D is selected.
If A 10 /AP is "High" at row precharge, BA 0 and BA 1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t RP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
REV. 2 June '98