DATA PROCESSOR S5A1903X01 INTRODUCTION 32-LQFP The S5A1903X01 implements the voice intelligibility processor (VIP). The VIP is a signal processing algorithm designed to increase the intelligibility of human speech in a high ambient noise environment. Unlike noise cancellation or adaptive speech filtering systems, VIP operates on the speech signal only and is totally independent of the noise. This approach makes speech clearer and easier to understand regardless of the characteristics of the noise source, and eliminates the need for processing of the noise signal. In addition to VIP, the S5A1903X01 includes voice equalizer. The equalizer is composed of four different frequency bands, and each band is controlled between +12dB and -12dB. Thus, it can be used to compensate of speaker characteristics. The Figure 1 shows how the S5A1903X01 interfaces to Vocoder and Codec in cellular phone. MAIN FEATURES • IP Mode • Equalizer Mode • 16-bit Fixed Point DSP Core • Two Internal 256-word Data RAM • 2K-word Internal Program ROM • Wide Range of System Clock : 8 - 40 MHz — PCM Input/ Output Interface — I2C Host Interface — Low Power Consumption less than 4mA in working mode 10uA in sleep mode — Packages: 32-LQFP/ 32-BCC — 3V Single Power Supply ORDERING INFORMATION Device Package Temperature Range S5A1903X01-E0R0 32 LQFP 0°C − 70°C APPLICATIONS • Cellular Phone • Wireless and Traditional Telephone 1 S5A1903X01 DATA PROCESSOR BLOCK DIAGRAM System Block Diagram CKIN RESB VIP SCL SDA VOCODER DIN FS MCLK DOUT VOICE CODEC 2 DATA PROCESSOR S5A1903X01 Chip Block Diagram SRAM 256 MSM VOCODER SRAM 256 I 2C I/F SSP1611 Digital I/F CODEC P.ROM 2K VIP NOTE: Not Scaled 3 S5A1903X01 DATA PROCESSOR Functional Block Diagram Voice Intelligibility Proces DIN DOUT PCM INPUT I/F BPF (Center: 300HZ) BPF (Center: 600HZ) PCM OUTPUT I/F + BPF (Center: 1.2kHZ) HPF (Cutoff: 2.4kHZ) 4 DATA PROCESSOR S5A1903X01 TCLKDR TIDR TSHFTDR GND3 TUPDDR TSELDR1 TSEKDR0 VDD3 SAS PIN ASSIGNMENTS 25 24 23 22 21 20 19 18 17 VDD4 26 16 SCL TODR 27 15 SDA GPO3 28 14 GND2 S5A1903X01 32BCC (Top View) GPO2 29 DOUT 30 13 CKIN 12 VDD2 1 2 3 4 5 6 7 8 9 GPI1 GPI2 GPI3 GND1 RESB FS 10 DIN GPI0 GPO1 32 VDD1 11 MCLK GPO0 GND4 31 5 S5A1903X01 DATA PROCESSOR PIN DESCRIPTION Related Block PIN NAME PIN NO. I/O RESB 8 I SDA 15 I/O I2C Serial Data SCL 16 I I2C Serial Clock SAS 17 I I2C Address Selection DIN 10 I 16 Bit PCM Serial Data In DOUT 30 O 16 Bit PCM Serial Data Out FS 9 I PCM Data Frame Sync. MCLK 11 I PCM Data Bit Clock CKIN 13 I System Clock (9.84MHz) GPI0 3 I Test Pin0 (Host INT. Indicator) GPI1 4 I Test Pin1(0:No Fade, 1:Fade) GPI2 5 I Test Pin2 (0:RAM Test) GPI3 6 I Test Pin3 (0:Codec Bypass) TSELDR0 19 I Test Pin for JTAG TSELDR1 20 I Test Pin for JTAG TUPDDR 21 I Test Pin for JTAG TSHFTDR 23 I Test Pin for JTAG TIDR 24 I Test Pin for JTAG TCLKDR 25 I Test Pin for JTAG TODR 27 O Test Pin for JTAG GPO0 1 O Host Ack. Pin GPO1 32 O Host Test Output GPO2 29 O Host Test Output GPO3 28 O Host Test Output Power VDD1, VDD2 VDD3, VDD4 2, 12, 18, 26 P Digital Power (+3.0V) Ground GND1, GND2 GND3, GND4 7, 14, 22, 31 G Digital GND HIU CIU System TEST 6 Description Reset: Active Low DATA PROCESSOR S5A1903X01 DSP PORT ASSIGNMENT FOR I/F WITH PERIPHERALS I/F Read/ Write Port Read EXT1 Write EXT1 Read EXT0 Write EXT0 HIU CIU Interrupt INT1 INT0 HARDWARE SPECIFICATION CODEC INTERFACE UNIT (CIU) —- Time Diagram FS 1 2 3 4 5 6 7 DOUT 1 2 3 4 5 6 7 ~ ~ DIN 15 16 ~ ~ ~ ~ MCLK 15 16 Important!: During FS (Frame Sync. Clock) high, the falling edge of MCLK (PCM Bit Clock) should exist one time. 7 S5A1903X01 DATA PROCESSOR HOST INTERFACE UNIT (HIU) — 2IC Bus Interface The VIP can be controlled by a microcontroller via the 2-line I2C bus, SDA (Serial Data Line) and SCL (Serial Clock Line). Both lines must be connected to a positive supply via pull-up resistor. Data transfer may be initiated only when the bus is not busy. When the bus is free, both lines are high. The data on the SDA line must be stable during the high period of clock, SCL. When the SCL is low, the SDA can change. Every byte transferred through the SDA line must contain 8 bits including programmable slave address and read/write direction control bit. Each byte must be followed by acknowledge bit which is sent back to the microcontroller by the VIP by pulling down the SDA line. The MSB is transferred first. — 2IC bus interface start and stop condition The start condition is high to low transition of the SDA line while the SCL is high. The stop condition is low to high transition of the SDA line while SCL is high. SDA SCL Data Valid Change of data Allowed SDA SCL 8 S P Start Condition Stop Condition DATA PROCESSOR S5A1903X01 — 2IC Bus Interface Acknowledge The acknowledge related clock pulse is generated by a microcontroller. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse. The slave-transmitter generates negative acknowledge when read operation processes. The negative acknowledge is generated by a master (microcontroller). I2C Bus Interface Format-Write Operation Chip Address MSB LSB Function Address MSB DATA LSB S 1 0 0 0 0 0 A0 W A MSB LSB A A P SCL SDA 1 0 0 0 0 0 0 0 S P I2C Bus Interface Format-Read Operation Chip Address MSB LSB S 1 0 0 0 0 0 A0 R A Function Address MSB DATA LSB MSB A LSB N/ A P SCL SDA 1 0 0 0 0 0 0 1 S P 9 S5A1903X01 DATA PROCESSOR COMMAND SUMMARY IC Address Command Data 80H 01H - Bypass (Default, DSP OFF) 80H 02H - VIP 80H 03H - Equalizer 80H 04H - Equalizer Flat 80H 05H - Equalizer Mode1 80H 06H - Equalizer Mode2 80H 07H - Equalizer Mode3 80H 08H - Equalizer Mode4 00H VIP Level 100% 01H VIP Level 80% 02H VIP Level 60% 80H 09H Bit[7:5] Description Bit[4:0] 000B 80H 0AH Band1 Gain Control 001B 00000H - Band2 Gain Control 010B 11000H Band3 Gain Control 011B 80H 80H 80H 0CH 0DH Host Test Mode (Return **H). Read after IC Read Address 0x81 **H Bit [7:4] Bit [3:0] 0H 0H - CH VIP Filter1 Gain Control ... 0H - CH Bit [3:0] = 0H: +12dB, Bit [3:0] = CH: 0dB, 1dB Step 9H 0H - CH 00H - FFH VIP Filter10 Gain Control Noise Level Selection 80H 01H Return Current Status followed by IC Read Address 0x81, [7:4] = Unused, [3:2] = VIP Level, [1] = Working Mode(0:VIP, 1:EQ), [0] = Bypass Flag (0: DSP ON, 1: DSP OFF) 80H 01H Return Band1 Tone Level Status followed by IC Read Address 0x81 (00H: -12dB - 18H: + 12dB) 02H Return Band2 Tone Level Status followed by IC Read Address 0x81 80H 03H Return Band3 Tone Level Status followed by IC Read Address 0x81 80H 04H Return Band4 Tone Level Status followed by IC Read Address 0x81 80H 10 0BH Band4 Gain Control 0EH DATA PROCESSOR S5A1903X01 DESCRIPTION — Bypass Mode • • Format Command Code (Hex) Command Name 01 Bypass Description In bypass mode, DIN (PCM input data line) is directly connected to DOUT (PCM output data line) and the DSP is in stop mode. — VIP MODE • • Format Command Code (Hex) Command Name 02 VIP Description This one byte command selects VIP mode. EQUALIZER MODE • • Format Command Code (Hex) Command Name 03 EQ Description This one byte command selects Equalizer mode. Default tone levels are dipicted in 11 S5A1903X01 DATA PROCESSOR 10 0 -10 -20 -30 102 103 Figure 1: Default Tone Level (Band1: + 4dB, Band2: 0dB, Band3: 0dB, Band4: +1dB) — VIP Level Select • Format Command Code (Hex) Data (Hex) Command Name 00 04 01 02 • Description 100% (Max.) VIP Level 80% (Mid.) 60% (Min.) Description When the current mode is the VIP, its level can be changed using incoming data byte after the command. The default VIP level is 80%. 12 DATA PROCESSOR S5A1903X01 — EQ Mode Select • Format Command Code (Hex) • Command Name Description 05 EQ Flat 06 EQ Mode1 All Bands are set to 0dB Band1: +3dB, Band2: -1dB, Band3: -1dB, Band4: +1dB 07 EQ Mode2 Band1: +3dB, Band2: 0dB, Band3: 0dB, Band4: +3dB 08 EQ Mode3 Band1: +5dB, Band2: 0dB, Band3: 0dB, Band4: 0dB 09 EQ Mode4 Band1: +5dB, Band2: 0dB, Band3: 0dB, Band4: +1dB Description Although equalizer can control all four bands, it assigns five preset tone level modes. — EQ Tone Select • Format Command Code (Hex) Data [7:5] [4:0] 0A Description 00 Band1 Select 01 Band2 Select 10 Band3 Select 11 Band4 Select 00000 +12dB 00001 +11dB Command Name Tone Control ¡¦ 01100 0dB ¡¦ • 10111 -11dB 11000 -12dB Description The equalizer controls four different frequency bands. The gain for each frequency band can be controlled between -12dB and +12dB. The [7:5] in data byte after the command determines the frequency band to be controlled and [4:0] determines gain level. 13 S5A1903X01 DATA PROCESSOR — VIP Filter Gain Selection • Format Command Code (Hex) Data (Hex) [7:4] 0B [3:0] Description 0 150Hz Filter Gain to Servo 1 300Hz Filter Gain to Servo 2 150Hz & 300 Hz Sum Gain 3 600Hz Filter Gain to Servo 4 1.2kHz Filter Gain to Summer 5 1.2kHz Filter Gain to Servo 6 2.4kHz Filter Gain to Summer 7 2.4kHz Filter Gain to Servo 8 4.8kHz Filter Gain to Summer 9 4.8kHz Filter Gain to Servo 0 + 12dB 1 + 11dB Command Name VIP Filter Gain Control ..... C • 0dB Description These commands select the gains of filter outputs in the VIP mode. The detailed description of filter structure can be found in "VIP specification" published by SRS Labs. 14 DATA PROCESSOR S5A1903X01 — Noise Level Selection • • Format Command Code (Hex) Data (Hex) Description Command Name 0D 00 - FF Assume the value in data as noise level Noise Level Select Description When the input from ADC has small noise, this noise can incresed in VIP or EQ mode since the specific frequency levels are increased. To avoid this problem in mute, the input data is tested for 25ms. If the absolute values of input data are less than noise level specified in Data and stay for 25ms, then the input is considered as zeros and are processed. Default noise level is set to 0x1F. — Current Status • • Format Command Code (Hex) Data (Hex) 0E 01 Description Return current status register contents Command Name Current Status Description It returns the contents of the current status register as: Status [7:4] = unused Status [3:2] = VIP Level (00: 100%, 01: 80%, 10: 60%) Status [1] = Working Mode (0: VIP, 1:EQ) Status [0] = DSP On/Off (0: DSP On, 1: DSP Off) — EQ Tone Level Status • Format Command Code (Hex) 0E • Data (Hex) Description Command Name 02 Return current band1 tone level 03 Return current band2 tone level Current Tone Level 04 Return current band3 tone level Status 05 Return current band4 tone level Description These commands return the current tone levels in EQ mode. Returned byte value is between 0x00 (-12dB) and 0x18 (+12dB). 15 S5A1903X01 DATA PROCESSOR MEMORY SIZE AND REQUIRED MIPS MEMORY SIZE Memory Data Program Size (word*) Bank 0 256 Bank 1 256 VIP 800 4band EQ 500 Test 400 Others 100 Total 1860 * word = 16 bit MIPS Routines No. of Cycles MIPS Remark VIP 650 5.2 - 4band EQ 400 3.2 Working only when VIP is OFF Others 80 0.64 - Total (VIP ON) = 650 + 70 + 80 = 800 (6.4 MIPS) 16 DATA PROCESSOR S5A1903X01 8. ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Vcc = 2.7V to 3.3V, TA = -30×C to 85×C ; typical characteristic are specified at Vcc = 3.0V, TA = 25×C; all signals are referenced to GND) DIGITAL INTERFACES Symbol Parameter VIL Input Low Voltage VIH Input High Voltage VOL Output Low Voltage Test Condition Min. Typ. Max. 0.8 Unit V 1.9 V IOL = 1uA 0.05 V IOL = 4mA (see Note1) 0.4 V IOL = 8mA (see Note 2) IOH = -1uA VOH Output High Voltage IOH = -4mA (see Note1) VDD-0.05 V 2.4 V IOH = -8mA (see Note2) IIL Input Low Current IIH IOZ Input High Current Output Current in High impedance (Tri-state) VIN = Vss -10 VIN = VSS (see Note3) -60 VIN = VDD -10 VIN = VDD (see Note4) 60 VOUT = VSS or VDD -5 -30 30 10 uA -10 uA 10 uA 10 uA 5 uA NOTES: 1. Normal Output Pin 2. SDA ,SCL Output Pin 3. Input Buffer with pull -up (RESB Pin) 4. Input Buffer with pull -down (2, 3, 4, 5, 6, 17, 19, 20, 21, 23, 24, 25 Pin) POWER DISSIPATION (@3.3V) Symbol Parameter Test Condition Min. Typ. Max. Unit ICC0 Operation Current VIP or EQ Operation Mode - 3 4 mA ICC1 Bypass Current Bypass Operation Mode - 100 150 uA ICC2 Static Current No Operation (Sleep Mode) - 10 uA 17 S5A1903X01 DATA PROCESSOR PACKAGE DIMENSION 32 BCC TYPE 0.40 + 0.10 0.15 0.03 C A B C 0.50 + 0.10 4.20 0.15 0.03 C A B C 0.45 + 0.10 PIN CD.2 0.50 + 0.10 0.50 + 0.10 4.15 0.60 MAX 5.00 + 0.10 B 0.75 + 0.025 INDEX ???? MARKING TYPES 4X A 0.15 / / 0.20 C 0.15 18 C DATA PROCESSOR S5A1903X01 9.00 + 0.30 + 0.30 + 0.20 9.00 7.00 7.00 + 0.20 #32 (0.70) #1 0.80 0.30 + 0.10 + 0.10 1.40 170 MAX 0.10 MAX 0.127 + 0.10 - 0.05 0-8 0.05 MIN 0.10 MAX 0.50 + 0.20 19 S5A1903X01 DATA PROCESSOR NOTES 20