STMICROELECTRONICS 74VHC27T

74VHC27

TRIPLE 3-INPUT NOR GATE
PRELIMINARY DATA
■
■
■
■
■
■
■
■
■
HIGH SPEED: tPD = 4.1 ns (TYP.) at VCC = 5V
LOW POWER DISSIPATION:
ICC = 2 µA (MAX.) at TA = 25 oC
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
POWER DOWN PROTECTION ON INPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 27
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74VHC27 is an advanced high-speed CMOS
TRIPLE 3-INPUT NOR GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
The internal circuit is composed of 3 stages
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74VHC27M
74VHC27T
including buffer output, which provides high noise
immunity and stable output.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
June 1999
1/7
74VHC27
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1, 3, 9
1A to 3A
Data Inputs
NAME AND FUNCT ION
2, 4, 10
1B to 3B
Data Inputs
13, 5, 11
1C to 3C
Data Inputs
12, 6, 8
1Y to 3Y
Data Outputs
7
GND
Ground (0V)
14
VCC
Positive Supply Voltage
TRUTH TABLE
A
B
C
Y
L
L
L
H
H
X
X
L
X
H
X
L
X
X
H
L
X:”H” or ”L”
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
Parameter
Supply Voltage
VI
DC Input Voltage
VO
DC Output Voltage
IIK
Value
Unit
-0.5 to +7.0
V
-0.5 to +7.0
V
-0.5 to VCC + 0.5
V
DC Input Diode Current
- 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 25
mA
± 50
mA
ICC or IGND DC VCC or Ground Current
Tstg
TL
Storage Temperature
Lead Temperature (10 sec)
-65 to +150
o
300
o
C
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage
VI
Input Voltage
VO
Output Voltage
Top
Operating Temperature
dt/dv
Input Rise and Fall Time (see note 1) (VCC = 3.3 ± 0.3V)
(V CC = 5.0 ± 0.5V)
1) VIN from 30% to70%of VCC
2/7
Valu e
Unit
2.0 to 5.5
V
0 to 5.5
V
0 to VCC
-40 to +85
0 to 100
0 to 20
V
o
C
ns/V
ns/V
74VHC27
DC SPECIFICATIONS
Symb ol
VIH
VIL
VOH
VOL
Parameter
T est Cond ition s
Min.
ICC
Typ .
Un it
-40 to 85 o C
Max.
Min .
Max.
High Level Input
Voltage
2.0
1.5
1.5
3.0 to 5.5
0.7VCC
0.7VCC
Low Level Input
Voltage
2.0
0.5
0.5
3.0 to 5.5
0.3VCC
0.3VCC
High Level Output
Voltage
Low Level Output
Voltage
2.0
IO=-50 µA
1.9
2.0
1.9
3.0
IO=-50 µA
IO=-50 µA
2.9
3.0
2.9
4.5
4.4
4.5
4.4
3.0
IO=-4 mA
2.58
2.48
4.5
IO=-8 mA
3.94
3.8
Input Leakage Current
Quiescent Supply
Current
V
V
V
2.0
IO=50 µA
0.0
0.1
0.1
3.0
IO=50 µA
IO=50 µA
0.0
0.1
0.1
0.0
0.1
0.1
0.44
4.5
II
Value
T A = 25 o C
V CC
(V)
V
3.0
IO=4 mA
0.36
4.5
IO=8 mA
0.36
0.44
0 to 5.5
VI = 5.5V or GND
±0.1
±1.0
µA
5.5
VI = VCC or GND
2
20
µA
AC ELECTRICAL CHARACTERISTICS (Input t r = tf =3 ns)
Symb ol
Parameter
V CC
(V)
tPLH
tPHL
Propagation Delay
Time
Test Co ndition
CL
(pF )
Value
T A = 25 o C
3.3
3.3(*)
5.0(**)
15
50
15
Typ .
6.2
8.7
4.1
(**)
50
5.6
(*)
5.0
Min.
Un it
-40 to 85 o C
Max.
8.8
12.3
5.9
Min .
1.0
1.0
1.0
Max.
10.5
14.0
7.0
7.9
1.0
9.0
ns
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5V ± 0.5V
CAPACITIVE CHARACTERISTICS
Symb ol
Parameter
T est Cond ition s
Value
o
T A = 25 C
Min.
-40 to 85 C
Typ .
Max.
10
C IN
Input Capacitance
4
CPD
Power Dissipation
Capacitance (note 1)
20
Un it
o
Min .
Max.
10
pF
pF
1) CPD isdefined as the value of the IC’sinternal equivalent capacitance which is calculated fromthe operating current consumption without load. (Referto
Test Circuit).Average operating current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/4 (per Gate)
3/7
74VHC27
TEST CIRCUIT
CL = 15/50 pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM: PROPAGATION DELAYS (f=1MHz; 50% duty cycle)
4/7
74VHC27
SO-14 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.2
a2
MAX.
0.003
0.007
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45 (typ.)
D
8.55
8.75
0.336
0.344
E
5.8
6.2
0.228
0.244
e
1.27
e3
0.050
7.62
0.300
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
S
0.68
0.026
8 (max.)
P013G
5/7
74VHC27
TSSOP14 MECHANICAL DATA
mm
DIM.
MIN.
inch
TYP.
A
MAX.
MIN.
MAX.
1.1
0.433
A1
0.05
0.10
0.15
0.002
0.004
0.006
A2
0.85
0.9
0.95
0.335
0.354
0.374
b
0.19
0.30
0.0075
0.0118
c
0.09
0.20
0.0035
0.0079
D
4.9
5
5.1
0.193
0.197
0.201
E
6.25
6.4
6.5
0.246
0.252
0.256
E1
4.3
4.4
4.48
0.169
0.173
0.176
e
0.65 BSC
0.0256 BSC
K
0o
4o
8o
0o
4o
8o
L
0.50
0.60
0.70
0.020
0.024
0.028
A
A2
A1
b
e
K
c
E1
PIN 1 IDENTIFICATION
1
L
E
D
6/7
TYP.
74VHC27
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics
 1999 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.
http://www.st.com
.
7/7