HCF4050B HEX BUFFER/CONVERTER (NON INVERTING) ■ ■ ■ ■ ■ ■ ■ ■ PROPAGATION DELAY TIME : tPD = 40ns (TYP.) at VDD = 10V CL = 50pF HIGH TO LOW LEVEL LOGIC CONVERSION HIGH "SINK" AND "SOURCE" CURRENT CAPABILITY QUIESCENT CURRENT SPECIFIED UP TO 20V 5V, 10V AND 15V PARAMETRIC RATINGS INPUT LEAKAGE CURRENT II = 100nA (MAX) AT VDD = 18V TA = 25°C 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES" DESCRIPTION The HCF4050B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. It is an non inverting Hex Buffer/Converter and feature logic level conversions using only one supply voltage (VDD). DIP SOP ORDER CODES PACKAGE TUBE T&R DIP SOP HCF4050BEY HCF4050BM1 HCF4050M013TR The input high level signal (VIH) can exceed the VDD supply voltage when these devices are used for logic level conversions. This device is intended for use as CMOS to DTL/TTL converters and can drive directly two DTL/TTL loads (VDD=5V, VOL≤0.4V and IOL≤3.2mA. PIN CONNECTION September 2001 1/8 HCF4050B INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 3, 5, 7, 9, 11, A, B, C, D, E, 14 F 2, 4, 6, 10, G, H, I, J, K, 12, 15 L 13 , 16 NC VSS 8 VDD 1 Data Inputs Data Outputs Not Connected Negative Supply Voltage Positive Supply Voltage TRUTH TABLE INPUTS OUTPUTS A, B, C, D,E, F G, H, I, J, K, L L H L H ABSOLUTE MAXIMUM RATINGS Symbol VDD Parameter Supply Voltage VI DC Input Voltage II DC Input Current PD Value Unit -0.5 to +22 V -0.5 to VDD + 0.5 ± 10 mA V 200 100 mW mW Top Power Dissipation per Package Power Dissipation per Output Transistor Operating Temperature -55 to +125 °C Tstg Storage Temperature -65 to +150 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to VSS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol VDD 2/8 Parameter Supply Voltage VI Input Voltage Top Operating Temperature Value Unit 3 to 20 V 0 to VDD V -55 to 125 °C HCF4050B DC SPECIFICATIONS Test Condition Symbol IL VOH VOL VIH VIL IOH IOL II CI Parameter Quiescent Current High Level Output Voltage Low Level Output Voltage VI (V) 0/5 0/10 0/15 0/20 0/5 0/10 0/15 5/0 10/0 15/0 High Level Input Voltage Low Level Input Voltage Output Drive Current Output Sink Current Input Leakage Current Input Capacitance VO (V) 0/5 0/5 0/10 0/15 0/5 0/10 0/15 0/18 0.5/4.5 1/9 1.5/13.5 4.5/0.5 9/1 13.5/1.5 2.5 4.6 9.5 13.5 0.4 0.5 1.5 Value |IO| VDD (µA) (V) <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 <1 Any Input Any Input 5 10 15 20 5 10 15 5 10 15 5 10 15 5 10 15 5 5 10 15 5 10 15 18 TA = 25°C Min. Typ. Max. 0.02 0.02 0.02 0.04 1 2 4 20 4.95 9.95 14.95 -40 to 85°C -55 to 125°C Min. Min. 30 60 120 600 4.95 9.95 14.95 0.05 0.05 0.05 4.95 9.95 14.95 3.5 7 11 1.5 3 4 -6.4 -1.6 -3.6 -12 6.4 16 48 ±0.1 5 7.5 0.05 0.05 0.05 1.5 3 4 V V 1.5 3 4 -0.42 -0.38 -1 -3 2.6 6.6 19 ±1 µA V 3.5 7 11 -0.42 -0.38 -1 -3 2.6 6.6 19 ±10-5 Max. 30 60 120 600 0.05 0.05 0.05 3.5 7 11 -1.25 -0.51 -1.25 -3.75 3.2 8 24 Max. Unit V mA mA ±1 µA pF The Noise Margin for both "1" and "0" level is: 1V min. with VDD =5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V 3/8 HCF4050B DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns) Test Condition Symbol tTLH tTHL tPLH tPHL Parameter Output Transition Time Output Transition Time Propagation Delay Time Propagation Delay Time VDD (V) VI (V) 5 10 15 5 10 15 5 10 5 15 5 5 10 5 15 5 5 10 15 5 10 15 5 10 10 15 15 5 10 10 15 15 (*) Typical temperature coefficient for all VDD value is 0.3 %/°C. TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance) RL = 200KΩ RT = ZOUT of pulse generator (typically 50Ω) 4/8 Value (*) Min. Unit Typ. Max. 80 40 30 30 20 15 70 40 45 30 40 55 22 50 15 50 160 80 60 60 40 30 140 80 90 60 80 110 55 100 30 100 ns ns ns ns HCF4050B WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle) 5/8 HCF4050B Plastic DIP-16 (0.25) MECHANICAL DATA mm. inch DIM. MIN. a1 0.51 B 0.77 TYP MAX. MIN. TYP. MAX. 0.020 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L Z 3.3 0.130 1.27 0.050 P001C 6/8 HCF4050B SO-16 MECHANICAL DATA DIM. mm. MIN. TYP A a1 inch MAX. MIN. TYP. 1.75 0.1 0.068 0.2 a2 MAX. 0.003 0.007 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 C 0.5 0.019 c1 45° (typ.) D 9.8 10 0.385 0.393 E 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 8.89 0.350 F 3.8 4.0 0.149 0.157 G 4.6 5.3 0.181 0.208 L 0.5 1.27 0.019 0.050 M S 0.62 0.024 8° (max.) PO13H 7/8 HCF4050B Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com 8/8