STMICROELECTRONICS M74HCT74M1R

M74HCT74
DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
■
■
■
■
■
■
HIGH SPEED :
fMAX = 48MHz (TYP.) at VCC = 4.5V
LOW POWER DISSIPATION:
ICC =2µA(MAX.) at TA=25°C
COMPATIBLE WITH TTL OUTPUTS :
VIH = 2V (MIN.) VIL = 0.8V (MAX)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 74
DESCRIPTION
The M74HCT74 is an high speed CMOS DUAL D
TYPE FLIP FLOP WITH CLEAR fabricated with
silicon gate C2MOS technology.
A signal on the D INPUT (nD) is transferred on the
Q OUTPUT during the positive going transition of
the clock pulse. CLEAR (CLR) and PRESET (PR)
are independent of the clock and accomplished by
a low on the appropriate input.
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
DIP
SOP
TSSOP
M74HCT74B1R
M74HCT74M1R
T&R
M74HCT74RM13TR
M74HCT74TTR
The M74HCT74 is designed to directly interface
HSC2MOS systems with TTL and NMOS
components.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/10
M74HCT74
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1,13
1CLR, 2CLR
2, 12
1D, 2D
3, 11
1CK, 2CK
4, 10
1PR, 2PR
5, 9
1Q, 2Q
6, 8
1Q, 2Q
7
14
GND
Vcc
NAME AND FUNCTION
Asynchronous Reset Direct Input
Data Inputs
Clock Input
(LOW-to-HIGH,
Edge-Triggered)
Asynchronous Set - Direct
Input
True Flip-Flop Outputs
Complement Flip-Flop
Outputs
Ground (0V)
Positive Supply Voltage
TRUTH TABLE
INPUTS
OUTPUTS
FUNCTION
CLR
PR
D
CK
Q
Q
L
H
L
H
L
L
X
X
X
X
X
X
L
H
H
H
L
H
CLEAR
PRESET
----
H
H
L
L
H
----
H
H
H
H
L
----
H
H
X
Qn
Qn
NO CHANGE
X : Don’t Care
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
2/10
M74HCT74
ABSOLUTE MAXIMUM RATINGS
Symbol
VCC
Parameter
Value
Supply Voltage
Unit
-0.5 to +7
V
-0.5 to VCC + 0.5
-0.5 to VCC + 0.5
V
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
± 25
mA
± 50
mA
VI
DC Input Voltage
VO
DC Output Voltage
IIK
ICC or IGND DC VCC or Ground Current
PD
Power Dissipation
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
V
500(*)
mW
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Value
Unit
Supply Voltage
4.5 to 5.5
V
VI
Input Voltage
0 to VCC
V
VO
Output Voltage
0 to VCC
V
Top
Operating Temperature
-55 to 125
°C
tr, tf
Input Rise and Fall Time (VCC = 4.5 to 5.5V)
0 to 500
ns
DC SPECIFICATIONS
Test Condition
Symbol
VIH
VIL
VOH
VOL
II
ICC
∆ ICC
Parameter
High Level Input
Voltage
Low Level Input
Voltage
Min.
4.5
to
5.5
4.5
to
5.5
4.5
Low Level Output
Voltage
4.5
Input Leakage
Current
Quiescent Supply
Current
Additional Worst
Case Supply
Current
TA = 25°C
VCC
(V)
High Level Output
Voltage
Value
Typ.
Max.
2.0
-40 to 85°C
-55 to 125°C
Min.
Min.
Max.
2.0
0.8
Max.
2.0
0.8
V
0.8
IO=-20 µA
4.4
4.5
4.4
4.4
IO=-4.0 mA
4.18
4.31
4.13
4.10
Unit
V
V
IO=20 µA
0.0
0.1
0.1
0.1
IO=4.0 mA
0.17
0.26
0.33
0.40
V
5.5
VI = VCC or GND
± 0.1
±1
±1
µA
5.5
VI = VCC or GND
2
20
40
µA
5.5
Per Input pin
VI = 0.5V or
VI = 2.4V
Other Inputs at
VCC or GND
IO = 0
2.0
2.9
3.0
mA
3/10
M74HCT74
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
Test Condition
Symbol
Parameter
tTLH tTHL Output Transition
Time
tPLH tPHL Propagation Delay
Time (CLOCK-Q)
tPLH tPHL Propagation Delay
Time (CL,PR - Q,Q)
fMAX
Maximum Clock
Frequency
Minimum Pulse
tW(H)
Width (CLOCK)
tW(L)
tW(L)
ts
th
tREM
Minimum Pulse
Width (CLR, PR)
Minimum Set-Up
Time
Minimum Hold
Time
Minimum Removal
Time (CLR, PR to
CLOCK)
Value
TA = 25°C
VCC
(V)
Min.
-40 to 85°C
-55 to 125°C
Min.
Min.
Typ.
Max.
4.5
8
15
19
22
ns
4.5
21
33
41
50
ns
4.5
18
30
38
45
ns
4.5
27
48
Max.
Unit
22
Max.
18
MHz
4.5
6
15
19
23
ns
4.5
8
15
19
23
ns
4.5
7
15
19
23
ns
0
0
0
ns
8
ns
4.5
4.5
1
5
5
6
5
CAPACITIVE CHARACTERISTICS
Test Condition
Symbol
Parameter
VCC
(V)
Value
TA = 25°C
Min.
Typ.
Max.
10
CIN
Input Capacitance
5
CPD
Power Dissipation
Capacitance (note
1)
32
-40 to 85°C
-55 to 125°C
Min.
Min.
Max.
10
Unit
Max.
10
pF
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + I CC/2 (per FLIP/
FLOP)
4/10
M74HCT74
TEST CIRCUIT
CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1 : PROPAGATION DELAY, MINIMUM SETUP AND HOLD TIME, CK MINIMUM PULSE
WIDTH AND MAXIMUM FREQUENCY (f=1MHz; 50% duty cycle)
5/10
M74HCT74
WAVEFORM 2 : MINIMUM PULSE WIDTH, PROPAGATION DELAY (f=1MHz; 50% duty cycle)
WAVEFORM 3 : MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)
6/10
M74HCT74
Plastic DIP-14 MECHANICAL DATA
mm.
inch
DIM.
MIN.
a1
0.51
B
1.39
TYP
MAX.
MIN.
TYP.
MAX.
0.020
1.65
0.055
0.065
b
0.5
0.020
b1
0.25
0.010
D
20
0.787
E
8.5
0.335
e
2.54
0.100
e3
15.24
0.600
F
7.1
0.280
I
5.1
0.201
L
Z
3.3
1.27
0.130
2.54
0.050
0.100
P001A
7/10
M74HCT74
SO-14 MECHANICAL DATA
DIM.
mm.
MIN.
TYP
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.2
a2
MAX.
0.003
0.007
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45° (typ.)
D
8.55
8.75
0.336
0.344
E
5.8
6.2
0.228
0.244
e
1.27
0.050
e3
7.62
0.300
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
S
0.68
0.026
8° (max.)
PO13G
8/10
M74HCT74
TSSOP14 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
A
MAX.
MIN.
TYP.
MAX.
1.2
A1
0.05
A2
0.8
b
0.047
0.15
0.002
0.004
0.006
1.05
0.031
0.039
0.041
0.19
0.30
0.007
0.012
c
0.09
0.20
0.004
0.0089
D
4.9
5
5.1
0.193
0.197
0.201
E
6.2
6.4
6.6
0.244
0.252
0.260
E1
4.3
4.4
4.48
0.169
0.173
0.176
1
e
0.65 BSC
K
0°
L
0.45
A
0.60
0.0256 BSC
8°
0°
0.75
0.018
8°
0.024
0.030
A2
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
1
0080337D
9/10
M74HCT74
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
10/10