WEDC WS512K32NBV

White Electronic Designs
WS512K32BV-XXXE
*ADVANCED
512Kx32 3.3V SRAM MODULE
FEATURES
■
Access Times of 15*, 17, 20ns
■
3.3V Power Supply
■
Low Voltage Operation
■
BiCMOS
■
Packaging
■
TTL Compatible Inputs and Outputs
• 66-pin, PGA Type, 1.385 inch square Hermetic
Ceramic HIP (Package 402)
■
Built-in Decoupling Caps and Multiple Ground Pins
for Low Noise Operation
• 68 lead, Hermetic CQFP (G2), 22mm (0.880
inch) square (Package 500). Designed to fit
JEDEC 68 lead 0.990" CQFJ footprint
■
■
Organized as 512Kx32; User Configurable as
1Mx16 or 2Mx8
■
Radiation Tolerant with Epitaxial Layer Die
■
Commercial and Industrial Temperature Ranges
Weight
• WS512K32BV-XG2XE - 8 grams typical
• WS512K32NBV-XH2XE - 13 grams typical
N
G
I
S
S
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
E
N
R
E
D
W
PIN CONFIGURATION FOR WS512K32NBV-XH2XE
TOP VIEW
1
12
34
I/O8
WE#2
I/O15
I/O9
CS#2
I/O14
GND
I/O10
VCC
I/O24
M
O
EC
I/O13
TR
45
EN
I/O26
WE#4
I/O29
A6
I/O27
I/O28
A10
OE#
A7
A3
A0
A15
A11
A18
NC
A4
A1
A16
A12
WE#1
A8
A5
A2
A17
VCC
I/O7
A9
WE#3
I/O23
NO
I/O0
CS#1
I/O6
I/O16
CS#3
I/O22
I/O1
NC
I/O5
I/O17
GND
I/O21
I/O4
I/O18
I/O3
I/O2
22
33
Data Inputs/Outputs
A0-18
Address Inputs
CS#1-4
Chip Selects
OE#
Output Enable
VCC
Power Supply
GND
Ground
NC
Not Connected
BLOCK DIAGRAM
WE#1 CS#1
WE#2 CS#2
WE#3 CS#3
WE#4 CS#4
512K x 8
512K x 8
512K x 8
512K x 8
OE#
A0-18
I/O20
I/O19
44
I/O0-31
WE#1-4 Write Enables
I/O30
I/O12
A14
PIN DESCRIPTION
I/O31
CS#4
I/O25
D
E
D
56
I/O11
A13
11
23
FO
55
66
8
8
8
8
I/O0-7
I/O8-15
I/O16-23
I/O24-31
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
PIN CONFIGURATION FOR WS512K32BV-XG2XE
TOP VIEW
NC
A0
A1
A2
A3
A4
A5
CS#3
GND
CS#4
WE#1
A6
A7
A8
A9
A10
VCC
PIN DESCRIPTION
9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61
I/O16
I/O17
I/O18
I/O19
I/O20
I/O21
I/O22
I/O23
GND
I/O24
I/O25
I/O26
I/O27
I/O28
I/O29
I/O30
I/O31
Data Inputs/Outputs
A0-18
Address Inputs
WE#1-4
Write Enables
CS#1-4
Chip Selects
OE#
Output Enable
VCC
Power Supply
GND
Ground
NC
Not Connected
BLOCK DIAGRAM
WE#1 CS#1
WE#2 CS#2
WE#3 CS#3
WE#4 CS#4
512K x 8
512K x 8
512K x 8
512K x 8
OE#
A0-18
NC
NC
A18
A17
WE#2
WE#3
WE#4
OE#
CS#2
A16
CS#1
A15
A14
A13
A12
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
A11
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
VCC
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
GND
I/O8
I/O9
I/O10
I/O11
I/O12
I/O13
I/O14
I/O15
I/O0-31
8
8
8
8
I/O0-7
I/O8-15
I/O16-23
I/O24-31
The WEDC 68 lead G2 CQFP fills the same fit and
function as the JEDEC 68 lead CQFJ or 68 PLCC. But
the G2 has the TCE and lead inspection advantage of
the CQFP form.
0.940"
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
2
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
ABSOLUTE MAXIMUM RATINGS
Parameter
TRUTH TABLE
Symbol
Min
Max
Unit
CS#
OE#
WE#
Mode
Data I/O
Power
TA
-40
+85
°C
H
X
X
Standby
High Z
Standby
Active
Operating Temperature
TSTG
-65
+150
°C
L
L
H
Read
Data Out
Signal Voltage Relative to GND
VG
-0.5
4.6
V
L
X
L
Write
Data In
Active
Junction Temperature
TJ
150
°C
L
H
H
Out Disable
High Z
Active
4.6
V
Storage Temperature
Supply Voltage
VCC
-0.5
CAPACITANCE
RECOMMENDED OPERATING CONDITIONS
Parameter
Symbol
Min
Max
Unit
Supply Voltage
VCC
3.0
3.6
Input High Voltage
VIH
2.2
Input Low Voltage
VIL
-0.3
(TA = +25°C)
Parameter
Symbol Conditions
V
OE# capacitance
COE
VIN = 0 V, f = 1.0 MHz 50
Max Unit
pF
VCC + 0.3
V
WE#1-4 capacitance
CWE
VIN = 0 V, f = 1.0 MHz 20
pF
+0.8
V
CS#1-4 capacitance
CCS
VIN = 0 V, f = 1.0 MHz 20
pF
Data I/O capacitance
CI/O
VI/O = 0 V, f = 1.0 MHz 20
pF
Address input capacitance CAD
VIN = 0 V, f = 1.0 MHz 50
This parameter is guaranteed by design but not tested.
pF
HIP (PGA)
CQFP G2
20
DC CHARACTERISTICS
(VCC = 3.3V ± 0.3V, VSS = 0V, TA = -40°C to +85°C)
Parameter
Sym
Conditions
Max
Units
Input Leakage Current
ILI
VIN = GND to VCC
Min
10
µA
Output Leakage Current
ILO
CS# = VIH, OE# = VIH, VOUT = GND to VCC
10
µA
mA
Operating Supply Current (x 32 Mode)
ICC x 32
CS# = VIL, OE# = VIH, f = 5MHz, VCC = 3.6V
480
Standby Current
ISB
CS# = VIH, OE# = VIH, f = 5MHz, VCC = 3.6V
110
mA
Output Low Voltage
VOL
IOL = 8mA
0.4
V
Output High Voltage
VOH
IOH = -4.0mA
2.4
V
NOTE: DC test conditions: VIH = VCC -0.3V, VIL = 0.3V
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
3
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
AC CHARACTERISTICS
(VCC = 3.3V, TA = -40°C to +85°C)
Parameter
Symbol
Read Cycle
-15*
Min
-17
Max
Min
-20
Max
Min
Max
Units
Read Cycle Time
tRC
Address Access Time
tAA
Output Hold from Address Change
tOH
Chip Select Access Time
tACS
15
17
20
Output Enable to Output Valid
tOE
7
8
10
Chip Select to Output in Low Z
tCLZ1
2
Output Enable to Output in Low Z
tOLZ1
0
Chip Disable to Output in High Z
tCHZ1
7
8
10
ns
Output Disable to Output in High Z
tOHZ1
7
8
10
ns
15
17
20
15
ns
17
0
0
20
ns
0
2
ns
ns
ns
2
0
ns
0
ns
1. This parameter is guaranteed by design but not tested.
*Advanced information.
AC CHARACTERISTICS
(VCC = 3.3V, TA = -40°C to +85°C)
Parameter
Symbol
Write Cycle
-15*
Min
-17
Max
Min
-20
Max
Min
Max
Units
Write Cycle Time
tWC
15
17
20
ns
Chip Select to End of Write
tCW
10
12
14
ns
Address Valid to End of Write
tAW
10
12
14
ns
Data Valid to End of Write
tDW
8
9
10
ns
Write Pulse Width
tWP
12
14
14
ns
Address Setup Time
tAS
0
0
0
ns
Address Hold Time
tAH
0
0
0
ns
Output Active from End of Write
tOW1
2
3
3
Write Enable to Output in High Z
tWHZ1
Data Hold Time
8
8
0
tDH
ns
9
0
ns
0
ns
1. This parameter is guaranteed by design but not tested.
*Advanced information.
AC TEST CIRCUIT
AC TEST CONDITIONS
IOL
Current Source
VZ
D.U.T.
Ceff = 50 pf
Parameter
Typ
Unit
Input Pulse Levels
VIL = 0, VIH = 2.5
V
Input Rise and Fall
5
ns
Input and Output Reference Level
1.5
V
Output Timing Reference Level
1.5
V
NOTES:
VZ is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75 ý.
VZ is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.
1.5V
(Bipolar Supply)
IOH
Current Source
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
TIMING WAVEFORM - READ CYCLE
tRC
ADDRESS
tAA
tRC
CS#
ADDRESS
tACS
tAA
tCHZ
tCLZ
tOH
OE#
DATA I/O
PREVIOUS DATA VALID
DATA VALID
tOE
tOHZ
tOLZ
DATA I/O
READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH)
DATA VALID
HIGH IMPEDANCE
READ CYCLE 2 (WE# = VIH)
WRITE CYCLE - WE# CONTROLLED
tWC
ADDRESS
tAW
tAH
tCW
CS#
tAS
tWP
WE#
tOW
tDW
tWHZ
DATA I/O
tDH
DATA VALID
WRITE CYCLE 1, WE# CONTROLLED
WRITE CYCLE - CS# CONTROLLED
tWC
ADDRESS
tAW
tAS
tAH
tCW
CS#
tWP
WE#
tDW
DATA I/O
tDH
DATA VALID
WRITE CYCLE 2, CS# CONTROLLED
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
5
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)
35.2 (1.385) ± 0.38 (0.015) SQ
PIN 1 IDENTIFIER
SQUARE PAD
ON BOTTOM
25.4 (1.0) TYP
5.7 (0.223)
MAX
3.81 (0.150)
± 0.1 (0.005)
1.27 (0.050) ± 0.1 (0.005)
0.76 (0.030) ± 0.1 (0.005)
2.54 (0.100)
TYP
1.27 (0.050) TYP DIA
15.24 (0.600) TYP
0.46 (0.018) ± 0.05 (0.002) DIA
25.4 (1.0) TYP
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
PACKAGE 500: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2)
25.1 (0.990) ± 0.25 (0.010) SQ
5.1 (0.200) MAX
22.4 (0.880) ± 0.25 (0.010) SQ
0.25 (0.010) ± 0.1 (0.002)
0.25 (0.010) REF
Pin 1
R 0.25
(0.010)
24.0 (0.946)
± 0.25 (0.010)
0.25 (0.010)
± 0.127 (0.005)
1 /7
1.0 (0.040)
± 0.127 (0.005)
23.87
(0.940) REF
DETAIL A
1.27 (0.050) TYP
SEE DETAIL "A"
0.38 (0.015) ± 0.05 (0.002)
20.3 (0.800) REF
The WEDC 68 lead G2 CQFP fills the same fit and
function as the JEDEC 68 lead CQFJ or 68 PLCC. But
the G2 has the TCE and lead inspection advantage of
the CQFP form.
0.940”
TYP
ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WS512K32BV-XXXE
ORDERING INFORMATION
W S 512K 32 X B V - XXX X X E X
LEAD FINISH:
Blank =
Gold plated leads
A
Solder dip leads
=
E = Epitaxial Layer
DEVICE GRADE:
I
= Industrial
C
= Commercial
-40°C to +85°C
0°C to +70°C
PACKAGE TYPE:
H2
= Ceramic Hex-In-line Package, HIP (Package 402)
G2
= 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)
ACCESS TIME (ns)
Low Voltage Supply 3.3V ± 10%
BiCMOS
NO
TR
M
O
EC
E
D
EN
O
F
D
E
N
R
E
D
W
N
G
I
S
S
IMPROVEMENT MARK:
N
= No Connect at pin 21 and 39 in HIP for Upgrades
ORGANIZATION, 512Kx32
User configurable as 1Mx16 or 2Mx8
SRAM
WHITE ELECTRONIC DESIGNS CORP.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
December, 1999
Rev. 2
8
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com