ZL49010/1, ZL49020/1, ZL49030/1 Wide Dynamic Range DTMF Receiver Data Sheet Features • • • • • • • • • September 2003 Wide dynamic range (50dB) DTMF Receiver Call progress (CP) detection via cadence indication 4-bit synchronous serial data output Software controlled guard time for ZL490x0 Internal guard time circuitry for ZL490x1 Powerdown option (ZL4901x & ZL4903x) 3.579MHz crystal or ceramic resonator (ZL4903x and ZL4902x) External clock input (ZL4901x) Guarantees non-detection of spurious tones Ordering Information ZL49010DAA ZL49011DAA ZL49020DAA ZL49021DAA ZL49030DCA ZL49030DCB ZL49030DDA ZL49030DDB ZL49031DCA ZL49031DCB ZL49031DDA ZL49031DDB Applications • • • Integrated telephone answering machine End-to-end signalling Fax Machines Tubes Tubes Tubes Tubes Tubes Tape & Tubes Tape & Tubes Tape & Tubes Tape & Reel Reel Reel Reel -40°C to +85°C signal and requires external software guard time to validate the DTMF digit. The ZL490x1, with preset internal guard times, uses a delay steering (DStD) logic output to indicate the detection of a valid DTMF digit. The 4-bit DTMF binary digit can be clocked out synchronously at the serial data (SD) output. The SD pin is multiplexed with call progress detector output. In the presence of supervisory tones, the call progress Description The ZL490xx is a family of high performance DTMF receivers which decode all 16 tone pairs into a 4-bit binary code. These devices incorporate an AGC for wide dynamic range and are suitable for end-to-end signalling. The ZL490x0 provides an early steering (ESt) logic output to indicate the detection of a DTMF 1 PWDN VDD Steering Circuit Voltage Bias Circuit VSS AGC 2 OSC2 Digital Guard Time3 High Group Filter Antialias Filter Dial Tone Filter Digital Detector Algorithm Low Group Filter OSC1 (CLK) 8 Pin PDIP 8 Pin PDIP 8 Pin PDIP 8 Pin PDIP 18 Pin SOIC 18 Pin SOIC 20 Pin SSOP 20 Pin SSOP 18 Pin SOIC 18 Pin SOIC 20 Pin SSOP 20 Pin SSOP Oscillator and Clock Circuit Code Converter and Latch Parallel to Serial Converter & Latch ACK Mux SD Energy Detection To All Chip Clocks ESt or DStD 1. ZL49010/1 and ZL49030/1 only. 2. ZL49020/1 and ZL49030/1 only. 3. ZL490x1 only. Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet detector circuit indicates the cadence (i.e., envelope) of the tone burst. The cadence information can then be processed by an external microcontroller to identify specific call progress signals. The ZL4902x and ZL4903x can be used with a crystal or a ceramic resonator without additional components. A power-down option is provided for the ZL4901x and ZL4903x. ZL49010/1 INPUT 1 ZL49020/1 8 VDD INPUT 1 8 VDD 2 7 ESt/ DStD OSC1 3 6 ACK VSS 4 5 SD PWDN 2 7 ESt/ DStD OSC2 CLK 3 6 ACK VSS 4 5 SD ZL49030/1 ZL49030/1 8 PIN PLASTIC DIP 1 2 3 4 5 6 7 8 9 NC INPUT PWDN OSC2 NC OSC1 NC NC VSS 18 17 16 15 14 13 12 11 10 VDD NC NC ESt/DStD NC ACK NC SD NC NC NC INPUT PWDN NC OSC2 OSC1 VSS NC NC 18 PIN PLASTIC SOIC 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 NC NC VDD NC ESt/DStD NC ACK SD NC NC 20 PIN SSOP Figure 2 - Pin Connections Pin Description Pin # Name Description 4903x 4902x 4901x 2 1 1 INPUT DTMF/CP Input. Input signal must be AC coupled via capacitor. 4 2 - OSC2 Oscillator Output. 6 3 3 OSC1 (CLK) Oscillator/Clock Input. This pin can either be driven by: 1) an external digital clock with defined input logic levels. OSC2 should be left open. 2) connecting a crystal or ceramic resonator between OSC1 and OSC2 pins. 9 4 4 VSS Ground. (0V) 11 5 5 SD Serial Data/Call Progress Output. This pin serves the dual function of being the serial data output when clock pulses are applied after validation of DTMF signal, and also indicates the cadence of call progress input. As DTMF signal lies in the same frequency band as call progress signal, this pin may toggle for DTMF input. The SD pin is at logic low in powerdown state. 13 6 6 ACK Acknowledge Pulse Input. After ESt or DStD is high, applying a sequence of four pulses on this pin will then shift out four bits on the SD pin, representing the decoded DTMF digit. The rising edge of the first clock is used to latch the 4-bit data prior to shifting. This pin is pulled down internally. The idle state of the ACK signal should be low. 15 7 7 ESt Early Steering Output. A logic high on ESt indicates that a DTMF signal is present. ESt is at logic low in powerdown state. (ZL490x0) DStD (ZL490x1) Delayed Steering Output. A logic high on DStD indicates that a valid DTMF digit has been detected. DStD is at logic low in powerdown state. 2 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet Pin Description (continued) Pin # Name Description 8 VDD Positive Power Supply (5V Typ.) Performance of the device can be optimized by minimizing noise on the supply rails. Decoupling capacitors across VDD and VSS are therefore recommended. - - NC No Connection. Pin is unconnected internally. - 2 PWDN 4903x 4902x 4901x 18 8 1,5,7,8, 10, 12, 14,16, 17 3 Power Down Input. A logic high on this pin will power down the device to reduce power consumption. This pin is pulled down internally and can be left open if not used. ACK pin should be at logic ’0’ to power down device. Device Type 8 Pin ZL49010 x ZL49011 x ZL49020 x x x ZL49021 x x x 18 Pin 20 Pin Ext CLK ESt x x x x x PWDN 2 Pin OSC ZL49030 x x x x x ZL49031 x x x x x DStD x x x x x Table 1 - Summary of ZL490x0/1 Product Family Functional Description The ZL490xxs are high performance and low power consumption DTMF receivers. These devices provide wide dynamic range DTMF detection and a serial decoded data output. These devices also incorporate an energy detection circuit. An input voiceband signal is applied to the devices via a series decoupling capacitor. Following the unity gain buffering, the signal enters the AGC circuit followed by an anti-aliasing filter. The bandlimited output is routed to a dial tone filter stage and to the input of the energy detection circuit. A bandsplit filter is then used to separate the input DTMF signal into high and low group tones. The high group and low group tones are then verified and decoded by the internal frequency counting and DTMF detection circuitry. Following the detection stage, the valid DTMF digit is translated to a 4-bit binary code (via an internal look-up ROM). Data bits can then be shifted out serially by applying external clock pulses. Automatic Gain Control (AGC) Circuit As the device operates on a single power supply, the input signal is biased internally at approximately VDD/2. With large input signal amplitude (between 0 and approximately -30dBm for each tone of the composite signal), the AGC is activated to prevent the input signal from being clipped. At low input level, the AGC remains inactive and the input signal is passed directly to the hardware DTMF detection algorithm and to the energy detection circuit. Filter and Decoder Section The signal entering the DTMF detection circuitry is filtered by a notch filter at 350 and 440 Hz for dial tone rejection. The composite dual-tone signal is further split into its individual high and low frequency components by two 6th order switched capacitor bandpass filters. The high group and low group tones are then smoothed by separate 3 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet output filters and squared by high gain limiting comparators. The resulting squarewave signals are applied to a digital detection circuit where an averaging algorithm is employed to determine the valid DTMF signal. For ZL490x0, upon recognition of a valid frequency from each tone group, the early steering (ESt) output will go high, indicating that a DTMF tone has been detected. Any subsequent loss of DTMF signal condition will cause the ESt pin to go low. For ZL490x1, an internal delayed steering counter validates the early steering signal after a predetermined guard time which requires no external components. The delayed steering (DStD) will go high only when the validation period has elapsed. Once the DStD output is high, the subsequent loss of early steering signal due to DTMF signal dropout will activate the internal counter for a validation of tone absent guard time. The DStD output will go low only after this validation period. Energy Detection The output signal from the AGC circuit is also applied to the energy detection circuit. The detection circuit consists of a threshold comparator and an active integrator. When the signal level is above the threshold of the internal comparator (-35dBm), the energy detector produces an energy present indication on the SD output. The integrator ensure the SD output will remain at high even though the input signal is changing. When the input signal is removed, the SD output will go low following the integrator decay time. Short decay time enables the signal envelope (or cadence) to be generated at the SD output. An external microcontroller can monitor this output for specific call progress signals. Since presence of speech and DTMF signals (above the threshold limit) can cause the SD output to toggle, both ESt (DStD) and SD outputs should be monitored to ensure correct signal identification. As the energy detector is multiplexed with the digital serial data output at the SD pin, the detector output is selected at all times except during the time between the rising edge of the first pulse and the falling edge of the fourth pulse applied at the ACK pin. Serial Data (SD) Output When a valid DTMF signal burst is present, ESt or DStD will go high. The application of four clock pulses on the ACK pin will provide a 4-bit serial binary code representing the decoded DTMF digit on the SD pin output. The rising edge of the first pulse applied on the ACK pin latches and shifts the least significant bit of the decoded digit on the SD pin. The next three pulses on ACK pin will shift the remaining latched bits in a serial format (see Figure 5). If less than four pulses are applied to the ACK pin, new data cannot be latched even though ESt/DStD can be valid. Clock pulses should be applied to clock out any remaining data bits to resume normal operation. Any transitions in excess of four pulses will be ignored until the next rising edge of the ESt/DStD. ACK should idle at logic low. The 4-bit binary representing all 16 standard DTMF digits are shown in Table . Powerdown Mode (ZL4901x/4903x) The ZL4901x/4903x devices offer a powerdown function to preserve power consumption when the device is not in use. A logic high can be applied at the PWDN pin to place the device in powerdown mode. The ACK pin should be kept at logic low to avoid undefined ESt/DStD and SD outputs (see Table 3). FLOW FHIGH DIGIT b3 b2 b1 b0 697 1209 1 0 0 0 1 697 1336 2 0 0 1 0 697 1477 3 0 0 1 1 770 1209 4 0 1 0 0 770 1336 5 0 1 0 1 770 1477 6 0 1 1 0 852 1209 7 0 1 1 1 852 1336 8 1 0 0 0 852 1477 9 1 0 0 1 Table 2 - Serial Decode Bit Table 4 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet FLOW FHIGH DIGIT b3 b2 b1 b0 941 1336 0 1 0 1 0 941 1209 * 1 0 1 1 941 1477 # 1 1 0 0 697 1633 A 1 1 0 1 770 1633 B 1 1 1 0 852 1633 C 1 1 1 1 941 1633 D 0 0 0 0 0= LOGIC LOW, 1= LOGIC HIGH Note: b0=LSB of decoded DTMF digit and shifted out first. Table 2 - Serial Decode Bit Table (continued) ZL4901x/4903x status ACK (input) PWDN (input) ESt/DStD (output) SD (output) low low Refer to Fig. 4 for timing waveforms Refer to Fig. 4 for timing waveforms normal operation low high+ low low powerdown mode high low low undefined undefined high high undefined undefined undefined Note: + =enters powerdown mode on the rising edge. Table 3 - Powerdown Mode Frequency 1 (Hz) Frequency 2 (Hz) On/Off Description 350 440 continuous North American Dial Tones 425 --- continuous European Dial Tones 400 --- continuous Far East Dial Tones 480 620 0.5s/0.5s North American Line Busy 440 --- 0.5s/0.5s Japanese Line Busy 480 620 0.25s/0.25s North American Reorder Tones 440 480 2.0s/4.0s North American Audible Ringing 480 620 0.25s/0.25s North American Reorder Tones Table 4 - Call Progress Tones Oscillator The ZL4902x/4903x can be used in both external clock or two pin oscillator mode. In two pin oscillator mode, the oscillator circuit is completed by connecting either a 3.579MHz crystal or ceramic resonator across OSC1 and OSC2 pins. It is also possible to configure a number of these devices (4 maximum) employing only a single oscillator crystal. The OSC2 output of the first device in the chain is connected to the OSC1 input of the next device. Subsequent devices are connected similarily. The oscillator circuit can also be driven by an 3.579MHz external clock applied on pin OSC 1. The OSC2 pin should be left open. For ZL4901x devices, the CLK input is driven directly by an 3.579MHz external digital clock. 5 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet Applications The circuit shown in Figure 3 illustrates the use of a ZL4902x in a typical receiver application. It requires only a coupling capacitor (C1) and a crystal or ceramic resonator (X1) to complete the circuit. The ZL490x0 is designed for user who wishes to tailor the guard time for specific applications. When a DTMF signal is present, the ESt pin will go high. An external microcontroller monitors ESt in real time for a period of time set by the user. A guard time algorithm must be implemented such that DTMF signals not meeting the timing requirements are rejected. The ZL490x1 uses an internal counter to provide a preset DTMF validation period. It requires no external components. The DStD output high indicates that a valid DTMF digit has been detected. C1 DTMF/CP Input VDD 1 VDD INPUT 8 ZL4902x 2 X1 3 4 OSC2 ESt/DStD OSC1 ACK VSS SD 7 6 5 COMPONENTS LIST: C1 = 0.1 µF ± 10 % X1 = Crystal or Resonator (3.579MHz) Figure 3 - Application Circuit for ZL4902x 6 Zarlink Semiconductor Inc. To microprocessor or microcontroller ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet Absolute Maximum Ratings† - Voltages are with respect to VSS=0V unless otherwise stated. Parameter Symbol 1 DC Power Supply Voltage 2 Voltage on any pin (other than supply) VI/O 3 Current at any pin (other than supply) II/O 4 Storage temperature TS 5 Package power dissipation PD Min VDD-VSS -0.3 -65 Max Units 6 V 6.3 V 10 mA 150 °C 500 mW † Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Recommended Operating Conditions - Voltages are with respect to VSS=0V unless otherwise stated Parameter Sym Min Typ‡ Max Units 1 Positive Power Supply VDD 4.75 5.0 5.25 V 2 Oscillator Clock Frequency fOSC 3 Oscillator Frequency Tolerance Test Conditions MHz 3.579 ∆fOSC ±0.1 % Operating Temperature Td -40 25 85 °C Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. 4 ‡ DC Electrical Characteristics - Voltages are with respect to VDD=5V±5%,VSS=0V, and temperature -40 to 85°C, unless otherwise stated. Characteristics Sym Min Typ‡ Max Units 1 Operating supply current IDD 3 8 mA 2 Standby supply current IDDQ 30 100 µA 3a Input logic 1 VIH 4.0 V 3b Input logic 1 (for OSC1 input only) VIH 3.5 V 4a Input logic 0 VIL 1.0 V 4b Input logic 0 (for OSC1 input only) VIL 1.5 V 5 Input impedance (pin 1) RIN 6 Pull-down Current (PWDN, ACK pins) IPD 7 Output high (source) current IOH 8 Output low (sink) current IOL 50 Test Conditions PWDN=5V, ACK=0V ESt/DStD = SD = 0V ZL4902x/ZL4903x ZL4902x/ZL4903x kΩ 25 µA with internal pull-down resistor of approx. 200kΩ. PWDN/ACK = 5V 0.4 4.0 mA VOUT=VDD-0.4V 1.0 9.0 mA VOUT=VSS+0.4V ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing 7 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet AC Electrical Characteristics - voltages are with respect to VDD=5V±5%, VSS=0V and temperature -40 to +85°C unless otherwise stated. Characteristics Sym Min 1 Valid input signal level (each tone of composite signal) 2 Positive twist accept 3 Negative twist accept 4 Frequency deviation accept ±1.5%± 2Hz 5 Frequency deviation reject ±3.5% 6 Third tone tolerance 7 8 9 Supervisory tones detect level (Total power) 10 Supervisory tones reject level Typ‡ -50 2.45 Max Units Test Conditions* 0 775 dBm mVRMS 8 dB 1,2,3,4,11,12,15 8 dB 1,2,3,4,11,12,15 1,2,3,5,6,12 1,2,3,5,12 1,2,3,5,12,15 -16 dB 1,2,3,4,5,12 Noise tolerance -12 dB 7,9,12 Dial tone tolerance +15 dB 8,10,12 -35 -50 11 Energy detector attack time tSA 12 Energy detector decay time tSD 1.0 dBm 16 dBm 16 6.5 ms 16 25 ms 16 10 30 50 ms ms ms IDDQ ≤ 100µA ZL49010/ZL49030 ZL49011/ZL49031 Note 14 13 20 ms ZL490x0 3 15 ms ZL490x0 40 ms ZL490x1 ms ZL490x1 ms ZL490x1 ms ZL490x1 3 13a Powerdown time 13b Powerup time 14 Tone present detect time (ESt logic output) tDP 15 Tone absent detect time (ESt logic output) tDA 16 Tone duration accept (DStD logic output) tREC 17 Tone duration reject (DStD logic output) tREC 18 Interdigit pause accept (DStD logic output) tID 19 Interdigit pause reject (DStD logic output) tDO 20 Data shift rate 40-60% duty cycle fACK 1.0 3.0 MHz 21 Propagation delay (ACK to Data Bit) tPAD 100 140 ns 3 20 40 20 22 Data hold time (ACK to SD) tDH 30 50 ns Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing ‡ * Test Conditions 13,15 1MHz fACK, 13,15 13,15 1. dBm refers to a reference power of 1 mW delivered into a 600 ohms load. 2. Data sequence consists of all DTMF digits. 3. Tone on = 40 ms, tone off = 40 ms. 4. Signal condition consists of nominal DTMF frequencies. 5. Both tones in composite signal have an equal amplitude. 6. Tone pair is deviated by ±1.5% ± 2 Hz. 7. Bandwidth limited (0-3 kHz) Gaussian noise. 8. Precise dial tone frequencies are 350 Hz and 440 Hz (± 2%). 9. Referenced to lowest level frequency component in DTMF signal. 10. Referenced to the minimum valid accept level. 11. Both tones must be within valid input signal range. 12. Internal guard time for ZL490x1 = 20ms. 13. Timing parameters are measured with 70pF load at SD output. 14. Time duration between PWDN pin changes from ‘1‘ to ‘0‘ and ESt/DStD becomes active. 15. Guaranteed by design and characterization. Not subject to production testing. 16. Value measured with an applied tone of 450 Hz. 8 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 tDO tREC DTMF Tone #n INPUT Data Sheet DTMF Tone #n + 1 DTMF Tone #n + 1 Input Signal tDA tDP ESt (ZL490x0) tID tREC DStD (ZL490x1) ACK LSB LSB MSB MSB tSD Input Signal Envelope SD b0b1b2b3 tDO tID tREC tREC tDA tDP tSA tSD - tSA b0b1b2b3 maximum allowable dropout during valid DTMF signals. ZL490xx). minimum time between valid DTMF signals (ZL49011). maximum DTMF signal duration not detected as valid (ZL490xx). minimum DTMF signal duration required for valid recognition (ZL490x1). time to detect the absence of valid DTMF signals (ZL490x0). time to detect the presence of valid DTMF signals (ZL490x0). supervisory tone integrator attack time (ZL490xx). supervisory tone integrator decay time (ZL490xx). Figure 4 - Timing Diagram 9 Zarlink Semiconductor Inc. ZL49010/1, ZL49020/1, ZL49030/1 Data Sheet ESt/DStD 1/fACK VIH ACK VIL tPAD SD VIH VIL DTMF Energy Detect tDH b0 b1 b2 b3 MSB LSB Figure 5 - ACK to SD Timing 10 Zarlink Semiconductor Inc. DTMF Energy Detect For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user’s responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink’s conditions of sale which are available on request. Purchase of Zarlink’s I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE