DDU222F data 3 delay devices, inc. 5-TAP, TTL-INTERFACED FIXED DELAY LINE (SERIES DDU222F) FEATURES • • • • • PACKAGES Five equally spaced outputs Very narrow device (SIP package) Stackable for PC board economy Input & outputs fully TTL interfaced & buffered 10 T2L fan-out capability 1 2 3 4 5 6 7 8 VCC IN T1 T2 T3 T4 T5 GND DDU222F-xx Commercial DDU222F-xxM Military FUNCTIONAL DESCRIPTION PIN DESCRIPTIONS The DDU222F-series device is a 5-tap digitally buffered delay line. The IN Signal Input signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an T1-T5 Tap Outputs amount given by the device dash number. For dash numbers less than VCC +5 Volts 25, the total delay of the line is measured from T1 to T5, with the nominal GND Ground value given by the dash number. The nominal tap-to-tap delay increment is given by 1/4 of this number. The inherent delay from IN to T1 is nominally 3.5ns. For dash numbers greater than or equal to 25, the total delay of the line is measured from IN to T5, with the nominal value given by the dash number. The nominal tap-to-tap delay increment is given by 1/5 of this number. SERIES SPECIFICATIONS DASH NUMBER SPECIFICATIONS • • • • Part Number DDU222F-4 DDU222F-6 DDU222F-8 DDU222F-10 DDU222F-12 DDU222F-16 DDU222F-25 DDU222F-30 DDU222F-35 DDU222F-40 DDU222F-45 DDU222F-50 DDU222F-60 DDU222F-75 DDU222F-100 DDU222F-125 DDU222F-150 DDU222F-175 DDU222F-200 DDU222F-250 • • Minimum input pulse width: 40% of total delay Output rise time: 2ns typical Supply voltage: 5VDC ± 5% Supply current: ICCL = 32ma typical ICCH = 7ma typical Operating temperature: 0° to 70° C Temp. coefficient of total delay: 100 PPM/°C 3.5ns VCC IN 25% T1 25% T2 25% T3 25% T4 T5 GND Functional diagram for dash numbers < 25 20% VCC IN 20% T1 20% T2 20% T3 20% T4 T5 GND Functional diagram for dash numbers >= 25 Total Delay (ns) 4 ± 1.0 * 6 ± 1.0 * 8 ± 2.0 * 10 ± 2.0 * 12 ± 2.0 * 16 ± 2.0 * 25 ± 3.0 30 ± 3.0 35 ± 3.0 40 ± 3.0 45 ± 3.0 50 ± 3.0 60 ± 3.0 75 ± 4.0 100 ± 5.0 125 ± 6.5 150 ± 7.5 175 ± 8.0 200 ± 10.0 250 ± 12.5 Delay Per Tap (ns) 1.0 ± 0.5 1.5 ± 0.5 2.0 ± 1.0 2.5 ± 1.0 3.0 ± 1.0 4.0 ± 1.5 5.0 ± 2.0 6.0 ± 2.0 7.0 ± 2.0 8.0 ± 2.0 9.0 ± 3.0 10.0 ± 3.0 12.0 ± 3.0 15.0 ± 3.0 20.0 ± 3.0 25.0 ± 3.0 30.0 ± 3.0 35.0 ± 4.0 40.0 ± 4.0 50.0 ± 5.0 * Total delay is referenced to first tap output Input to first tap = 3.5ns ± 1ns NOTE: Any dash number between 4 and 250 not shown is also available. 1997 Data Delay Devices Doc #97011 1/27/97 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 1 DDU222F APPLICATION NOTES Delay Devices if your application requires device testing at a specific input condition. HIGH FREQUENCY RESPONSE The DDU222F tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data POWER SUPPLY BYPASSING The DDU222F relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VCC to GND, located as close as possible to the VCC pin, is recommended. A wide VCC trace and a clean ground plane should be used. DEVICE SPECIFICATIONS TABLE 1: ABSOLUTE MAXIMUM RATINGS PARAMETER DC Supply Voltage Input Pin Voltage Storage Temperature Lead Temperature SYMBOL VCC VIN TSTRG TLEAD MIN -0.3 -0.3 -55 MAX 7.0 VDD+0.3 150 300 UNITS V V C C NOTES 10 sec TABLE 2: DC ELECTRICAL CHARACTERISTICS (0C to 70C, 4.75V to 5.25V) PARAMETER High Level Output Voltage SYMBOL VOH Low Level Output Voltage VOL High Level Output Current Low Level Output Current High Level Input Voltage Low Level Input Voltage Input Clamp Voltage Input Current at Maximum Input Voltage High Level Input Current Low Level Input Current Short-circuit Output Current Output High Fan-out Output Low Fan-out IOH IOL VIH VIL VIK IIHH Doc #97011 1/27/97 IIH IIL IOS MIN 2.5 TYP 3.4 MAX UNITS V 0.35 0.5 V -1.0 20.0 0.8 -1.2 0.1 mA mA V V V mA 20 -0.6 -150 25 12.5 µA mA mA Unit Load 2.0 -60 NOTES VCC = MIN, IOH = MAX VIH = MIN, VIL = MAX VCC = MIN, IOL = MAX VIH = MIN, VIL = MAX VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 2 DDU222F PACKAGE DIMENSIONS 1 2 3 4 5 6 7 8 .200 MAX. .900 MAX. .020 TYP. .100 TYP. .020 TYP. .700 TYP. .300 MAX. .100 MIN. .010 TYP. DDU222F-xx (Commercial) 1 2 3 4 5 6 7 8 .200 MAX. .900 MAX. .005 .375 MIN. MAX. .150 ±.030 .018 TYP. .700 TYP. .100 TYP. .010 TYP. DDU222F-xxM (Military) Doc #97011 1/27/97 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013 3 DDU222F DELAY LINE AUTOMATED TESTING TEST CONDITIONS INPUT: Ambient Temperature: 25oC ± 3oC Supply Voltage (Vcc): 5.0V ± 0.1V Input Pulse: High = 3.0V ± 0.1V Low = 0.0V ± 0.1V Source Impedance: 50Ω Max. Rise/Fall Time: 3.0 ns Max. (measured between 0.6V and 2.4V ) Pulse Width: PWIN = 1.5 x Total Delay Period: PERIN = 10 x Total Delay OUTPUT: Load: Cload: Threshold: 1 FAST-TTL Gate 5pf ± 10% 1.5V (Rising & Falling) NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. PRINTER COMPUTER SYSTEM REF PULSE GENERATOR OUT IN TRIG DEVICE UNDER TEST (DUT) T1 IN T2 TRIG TIME INTERVAL COUNTER T3 T4 T5 Test Setup PERIN PWIN TRISE INPUT SIGNAL TFALL VIH 2.4V 1.5V 0.6V 2.4V 1.5V 0.6V TRISE OUTPUT SIGNAL VIL TFALL VOH 1.5V 1.5V VOL Timing Diagram For Testing Doc #97011 1/27/97 DATA DELAY DEVICES, INC. Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com 4