ACTIVE-SEMI ACT8342_08

ACT8342
Rev0, 26-May-08
Three Channel Integrated Power Management IC
for Handheld Portable Equipment
FEATURES
GENERAL DESCRIPTION
• Multiple Patents Pending
• Three Integrated Regulators
The patent-pending ACT8342 is a complete, cost
effective, highly-efficient ActivePMUTM power management solution that is ideal for a wide range of
portable handheld equipment. This device integrates one PWM step-down DC/DC converter and
two low noise, low dropout linear regulators (LDOs)
in a single, thin, space-saving package. This device
is ideal for a wide range of portable handheld
equipment that can benefit from the advantages of
ActivePMU technology but does not require a high
level of integration.
− 350mA PWM Step-Down DC/DC
− 80mA Low Noise LDO
− 150mA Low Noise LDO
• Independent Enable/Disable Control
• Minimal External Components
• 3×3mm, Thin-QFN (TQFN33-16) Package
− Only 0.75mm Height
− RoHS Compliant
REG1 is a fixed-frequency, current-mode PWM
step-down DC/DC converter that is optimized for
high efficiency and is capable of supplying up to
350mA output current. REG1’s output is available in
a variety of factory-preset output voltage options,
and an adjustable output voltage mode is also available. REG2, REG3 are low noise, high PSRR linear
regulators that are capable of supplying up to
80mA, and 150mA, respectively.
APPLICATIONS
• Portable Devices and PDAs
• MP3/MP4 Players
• Wireless Handhelds
• GPS Receivers, etc.
The ACT8342 is available in a tiny 3mm × 3mm
16-pin Thin-QFN package that is just 0.75mm thin.
SYSTEM BLOCK DIAGRAM
REG1
Step-Down
DC/DC
Battery
nRSTO
OUT1
Adjustable, or
1.2V to 3.3V
Up to 350mA
nMSTR
REG2
System
Control
nIRQ
ON1
LDO
Pb
OUT2
1.4V to 3.7V
Up to 80mA
Pb-free
ON2
REG3
ON3
LDO
ACT8342
PMU
Active
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
OUT3
1.4V to 3.7V
Up to 150mA
TM
-1-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
FUNCTIONAL BLOCK DIAGRAM
OUT2
Active-Semi
nRSTO
ACT8342
VP1
To Battery
INL
PUSH
BUTTON
SW1
REG1
nMSTR
OUT1
FB1
OUT2
GP1
nIRQ
INL
To Battery or OUT1
ON1
ON2
System
Control
ON3
REG2
LDO
OUT2
REG3
LDO
OUT3
REFBP
Reference
GA
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-2-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
ORDERING INFORMATIONcd
PART
NUMBER
VOUT1
VOUT2
VOUT3
PACKAGE
PINS
TEMPERATURE
RANGE
ACT8342QKCQI-T
1.2V
2.85V
2.85V
TQFN33-10
16
-40°C to +85°C
REG1 OUTPUT VOLTAGE CODES
A
C
P
J
D
E
F
I
Q
G
H
Adjustable
1.2V
1.3V
1.4V
1.5V
1.8V
2.5V
2.8V
2.85V
3.0V
3.3V
REG2 OUTPUT VOLTAGE CODES
J
D
L
E
F
I
Q
G
H
1.4V
1.5V
1.7V
1.8V
2.5V
2.8V
2.85V
3.0V
3.3V
REG3 OUTPUT VOLTAGE CODES
E
G
K
M
B
H
I
L
R
1.4V
1.5V
1.7V
1.8V
2.5V
2.8V
2.85V
3.0V
3.3V
c: Output voltage options detailed in this table represent standard voltage options, and are available for samples or production orders.
Additional output voltage options, as detailed in the Output Voltage Codes table, are available for production subject to minimum order
quantities. Contact Active-Semi for more information regarding semi-custom output voltage combinations.
d: All Active-Semi components are RoHS Compliant and with Pb-free plating unless specified differently. The term Pb-free means
semiconductor products that are in compliance with current RoHS (Restriction of Hazardous Substances) standards.
PIN CONFIGURATION
TOP VIEW
REGBP
2
GA
nMSTR
ON3
1
GA
nIRQ
16
15
14
13
12
ON1
11
ON2
OUT3
ACT8342
nRSTO
3
10
FB1
4
9
VP1
SW1
7
8
OUT2
6
GP1
5
INL
Thin - QFN (TQFN 33-16)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-3-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
PIN DESCRIPTIONS
PIN
NAME
DESCRIPTION
1
nIRQ
2
nMSTR
Master Enable Input. Drive nMSTR to GA or to a logic low to enable the IC.
3
nRSTO
Open-Drain Reset Output. nRSTO asserts low for the reset timeout period of 300ms whenever
the IC is enabled.
4
OUT1
Output Feedback Sense for REG1. Connect this pin directly to the output node to connect the
internal feedback network to the output voltage.
5
VP1
Power Input for REG1. Bypass to GP1 with a high quality ceramic capacitor placed as close as
possible to the IC.
6
SW1
Switching node Output for REG1. Connect this pin to the switching end of the inductor.
7
GP1
Power Ground for REG1. Connect GA, GP1 together at a single point as close to the IC as
possible.
8
OUT2
9
INL
10
OUT3
11
ON2
Enable Control Input for REG2. Drive ON2 to INL or to a logic high for normal operation, drive
to GA or a logic low to disable REG2.
12
ON1
Enable control input for REG1. Drive ON1 to the VP1 or a logic high for normal operation, drive
to GA or a logic low to disable REG1.
13
REFBP
Reference Noise Bypass. Connect a 0.01µF ceramic capacitor from REFBP to GA. This pin is
discharged to GA in shutdown.
14, 16
GA
Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP1 together at a
single point as close to the IC as possible.
15
ON3
Open-Drain Push-Button Status Output. nIRQ is an open-drain output which sinks current
when nMSTR is asserted or when a fault-condition occurs. If interrupts are not masked.
Output voltage for REG2. Capable of delivering up to 80mA of output current. Output has high
impedance when disabled.
Power input for REG2, REG3. Bypass to GA with a high quality ceramic capacitor placed as
close as possible to the IC.
Output voltage for REG3. Capable of delivering up to 150mA of output current. Output has
high impedance when disabled.
Enable control input for REG3. Drive ON3 to the INL or a logic high for normal operation, drive
to GA or a logic low to disable REG3.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-4-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
ABSOLUTE MAXIMUM RATINGSc
PARAMETER
VALUE
UNIT
SW1 to GP1,
INL, VP1, FB1, OUT2, OUT3, ON1, ON2, ON3, nMSTR, nRSTO, nIRQ, REGBP to GA
-0.3 to +6
V
SW1 to VP1
-6 to +0.3
V
-0.3 to +0.3
V
33
°C/W
-40 to 85
°C
Junction Temperature
125
°C
Storage Temperature
-55 to 150
°C
300
°C
GP1 to GA
Junction to Ambient Thermal Resistance (θJA)
Operating Temperature Range
Lead Temperature (Soldering, 10 sec)
c: Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may
affect device reliability.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-5-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
SYSTEM MANAGEMENT
ELECTRICAL CHARACTERISTICS
(VINL = 3.6V, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
INL Operating Voltage Range
TYP
2.7
INL UVLO Threshold
INL Voltage Rising
INL UVLO Hysteresis
INL Voltage Falling
Oscillator Frequency
INL Supply Current
MIN
2.25
UNIT
5.5
V
2.7
V
90
1.35
ON1 = ON2 = ON3 = GA
nMSTR Internal Pull-Up Resistance
2.5
MAX
250
1.6
mV
1.85
MHz
1.5
µA
500
kΩ
Logic High Input Voltage
ON1, ON2, ON3, nMSTR
Logic Low Input Voltage
ON1, ON2, ON3, nMSTR
0.4
V
Logic Low Output Voltage
ISINK = 5mA
0.3
V
Leakage Current
nIRQ, nRSTO, VnRSTO = VnIRQ = 4.2V
1
µA
360
ms
nRSTO Delay
1.4
240
V
300
Thermal Shutdown Temperature
Temperature rising
160
°C
Thermal Shutdown Hysteresis
Temperature falling
20
°C
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-6-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
SYSTEM MANAGEMENT
FUNCTIONAL DESCRIPTION
ing and sequence. The ACT8342 asserts nIRQ low
when nMSTR is asserted low, providing a simple
means of alerting the system processor when the
user wishes to shut the system down. Asserting
nIRQ interrupts the system processor, initiating an
interrupt service routine in the processor which will
reveal that the user pressed the push-button. The
microprocessor may validate the input, such as by
ensuring that the push-button is asserted for a minimum amount of time, then initiates a softwarecontrolled power-down routine, the final step of
which is to de-assert the ON1 input, disabling
REG1 and REG2 and shutting the system down.
General Description
The ACT8342 offers an array of system management functions that allow it to provide optimal performance in a wide range of applications.
System Startup and Shutdown
The ACT8342 features a flexible control architecture that supports a variety of software-controlled
enable/disable functions that make it a simple yet
flexible and highly configurable solution.
The ACT8342 is automatically enabled when any of
the following conditions exists:
nMSTR Enable Input
1) nMSTR is asserted low, or
In most applications, connect nMSTR to an active
low, momentary push-button switch to utilize the
ACT8342’s closed-loop enable/disable functionality.
If a momentary-on switch is not used, drive nMSTR
to GA or to a logic low to initiate a startup sequence.
2) ON1 is asserted high, or
3) ON2 is asserted high, or
4) ON3 is asserted high.
If any of these conditions is true, the ACT8342 enables and ON1 drives REG1, ON2 drives REG2,
and ON3 drives REG3.
Enable/Disable Inputs
The ACT8342 provides three manual enable/disable inputs. When driven high, ON1 enables
REG1, ON2 enables REG2, and ON3 enables
OUT3.
Manual Enable Due to Asserting nMSTR Low
System startup is initiated when the user presses
the push-button, asserting nMSTR low. When this
occurs, REG1 is enabled, which in turn enables the
processor to allow it to control the system power up
sequence. Once the power-up routine is successfully completed, the microprocessor must assert
ON1 so that the ACT8342 remains enabled after
the push-button is released by the user. Upon completion of the start-up sequence the processor assumes control of the power system and all further
operation is software-controlled.
The ACT8342 provides an active-low, open-drain
push-button status output that sinks current when
nMSTR is driven to a logic-low. Connect a pull-up
resistor from nIRQ to an appropriate voltage supply.
nIRQ is typically used to drive the interrupt input of
the system processor, and is useful in a variety of
software-controlled enable/disable control routines.
Manual Enable Due to Asserting ON1 High
Thermal Shutdown
The ACT8342 is compatible with applications that
do not utilize it’s push-button control function, and
may be enabled by simply driving ON1 to a logichigh. In this case, the signal driving ON1 controls
enable/disable timing, although software-controlled
enable/disable sequences are still supported if the
processor assumes control of the power system
once the startup sequence is completed.
The ACT8342 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8342 die temperature exceeds
160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).
nIRQ Output
Shutdown Sequence
Once a successful power-up routine is completed,
the system processor controls the operation of the
power system, including the system shutdown timInnovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-7-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
SYSTEM MANAGEMENT
TYPICAL PERFORMANCE CHARACTERISTICS
(VVSYS = 3.6V, TA = 25°C, unless otherwise specified.)
Oscillator Frequency vs. Temperature
ACT8342-001
1.71
Frequency (MHz)
1.68
1.65
1.62
1.59
1.56
1.53
1.50
-40
-20
0
20
40
60
85
Temperature (°C)
Startup Sequence
ACT8342-002
CH1
CH2
CH3
CH4
CH1: VnMSTR, 5V/div
CH2: VnRSTO, 2V/div
CH3: VON1, 5V/div
CH4: VOUT1, 2V/div
TIME: 100ms/div
Shutdown Sequence
ACT8342-003
CH1
CH2
CH3
CH4
CH1: VnMSTR, 5V/div
CH2: VnIRQ, 2V/div
CH3: VON1, 5V/div
CH4: VOUT1, 2V/div
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
TIME: 100ms/div
-8-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
STEP-DOWN DC/DC CONVERTER
ELECTRICAL CHARACTERISTICS (REG1)
(VVP1 = 3.6V, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
VP1 Operating Voltage Range
MIN
3.1
VP1 UVLO Threshold
Input Voltage Rising
VP1 UVLO Hysteresis
Input Voltage Falling
2.9
ON1 = GA, VVP1 = 4.2V
Adjustable Output Option Regulation
Voltage
Output Voltage Regulation Accuracy
UNIT
5.5
V
3.1
V
mV
130
200
µA
0.1
1
µA
0.625
V
VNOM1 < 1.3V, IOUT1 = 10mA
-2.4%
VNOM1c
+1.8%
VNOM1 ≥ 1.3V, IOUT1 = 10mA
-1.2%
VNOM1
+1.8%
Line Regulation
VVP1 = Max(VNOM1 + 1V, 3.2V) to 5.5V
Load Regulation
IOUT1 = 10mA to 350mA
Current Limit
Oscillator Frequency
3
MAX
90
Standby Supply Current
Shutdown Supply Current
TYP
VOUT1 ≥ 20% of VNOM1
0.15
%/V
0.0017
%/mA
0.45
0.6
A
1.35
1.6
VOUT1 = 0V
1.85
530
ON1 Logic High Input Voltage
VINL = 3.1V to 5.5V, VVP1 = 3.1V to 5.5V,
TA = -40°C to 85°C
ON1 Logic Low Input Voltage
VINL = 3.1V to 5.5V, VVP1 = 3.1V to 5.5V,
TA = -40°C to 85°C
PMOS On-Resistance
ISW1 = -100mA
NMOS On-Resistance
ISW1 = 100mA
SW1 Leakage Current
VVP1 = 5.5V, VSW1 = 5.5V or 0V
V
MHz
kHz
1.4
V
0.4
V
0.52
0.88
Ω
0.27
0.46
Ω
1
µA
Power Good Threshold
94
%VNOM1
Minimum On-Time
70
ns
Thermal Shutdown Temperature
Temperature Rising
160
°C
Thermal Shutdown Hysteresis
Temperature Falling
20
°C
c: VNOM1 refers to the nominal output voltage level for VOUT1 as defined by the Ordering Information section.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
-9-
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
STEP-DOWN DC/DC CONVERTER
TYPICAL PERFORMANCE CHARACTERISTICS
(ACT8342QKCQI, VVP1 = 3.6V, L = 3.3µH, CVP1 = 2.2µF, COUT1 = 10µF, TA = 25°C, unless otherwise specified.)
REG1 Efficiency vs. Load Current
REG1 Transient Peak Inductor Current
Efficiency (%)
85
80
Peak Inductor Current (mA)
VIN = 3.6V
VIN = 4.2V
75
70
65
60
55
50
ACT8342-005
VOUT1 = 1.2V
90
650
ACT8342-004
95
630
610
590
570
550
1
10
1000
100
3.0
3.5
4.0
Output Current (mA)
REG1 MOSFET Resistance
Load Regulation Error (%)
RDSON (mΩ)
400
NMOS
200
100
0
0.0
-0.2
4.0
4.5
5.0
5.5
3.6V
4.2V
-0.4
-0.6
-0.8
-1.0
3.5
ACT8342-007
0.2
ACT8342-006
PMOS
3.0
5.5
REG1 Load Regulation
500
2.5
5.0
VP1 Voltage (V)
600
300
4.5
0
50
100
150
200
250
300
350
400
Output Current (mA)
VP1 Voltage (V)
OUT1 Regulation Voltage
ACT8342-008
0.67
IOUT1 = 35mA
0.56
OUT1 Voltage (%)
0.44
0.33
0.22
0.11
0.00
-0.11
-0.22
-0.33
-0.44
-0.56
-0.67
-40
-20
0
20
40
60
85
Temperature (°C)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 10 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
STEP-DOWN DC/DC CONVERTER
FUNCTIONAL DESCRIPTION
General Description
Input Capacitor Selection
REG1 is a fixed-frequency, current-mode, synchronous PWM step-down converters that achieves a
peak efficiency of up to 97%. REG1 is capable of
supplying up to 350mA of output current and operates with a fixed frequency of 1.6MHz, minimizing
noise in sensitive applications and allowing the use
of small external components. REG1 is available
with a variety of standard and custom output voltages, as well as an adjustable output voltage option.
The input capacitor reduces peak currents and
noise induced upon the voltage source. A 2.2µF
ceramic input capacitor is recommended for most
applications.
100% Duty Cycle Operation
REG1 is capable of operating at up to 100% duty
cycle. During 100% duty-cycle operation, the
high-side power MOSFET is held on continuously,
providing a direct connection from the input to the
output (through the inductor), ensuring the lowest
possible dropout voltage in battery-powered applications.
Synchronous Rectification
REG1 features an integrated n-channel synchronous rectifier, which maximizes efficiency and minimizes the total solution size and cost by eliminating
the need for an external rectifier.
Enabling and Disabling REG1
REG1 is enabled or disabled using ON1. Drive ON1
to a logic-high to enable REG1. Drive ON1 to a
logic-low to disable REG1, reducing supply current
to less than 1µA
Soft-Start
REG1 includes internal soft-start circuitry, and enabled its output voltage tracks an internal 80µs softstart ramp so that it powers up in a monotonic manner that is independent of loading.
Compensation
REG1 utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and
optimize transient performance over its full operating range. No compensation design is required,
simply follow a few simple guidelines described below when choosing external components.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
Output Capacitor Selection
For most applications, a 10µF ceramic output capacitor is recommended. Although REG1 was designed to take advantage of the benefits of ceramic
capacitors, namely small size and very-low ESR,
low-ESR tantalum capacitors can provide acceptable results as well.
Inductor Selection
REG1 utilizes current-mode control and a proprietary internal compensation scheme to simultaneously simplify external component selection and
optimize transient performance over its full operating range. REG1 was optimized for operation with a
3.3µH inductor, although inductors in the 2.2µH to
4.7µH range can be used. Choose an inductor with
a low DC-resistance, and avoid inductor saturation
by choosing inductors with DC ratings that exceed
the maximum output current of the application by at
least 30%.
Thermal Shutdown
The ACT8342 integrates thermal shutdown protection circuitry to prevent damage resulting from excessive thermal stress, as may be encountered under fault conditions. This circuitry disables all regulators if the ACT8342 die temperature exceeds
160°C, and prevents the regulators from being enabled until the IC temperature drops by 20°C (typ).
Output Voltage Programming
Figure 4 shows the feedback network necessary to
set the output voltage when using the adjustable
output voltage option. Select components as follows: Set RFB2 = 51KΩ, then calculate RFB1 using
the following equation:
⎛V
⎞
RFB1 = RFB2 ⎜⎜ OUT1 − 1 ⎟⎟
⎝ VFB1
⎠
(1)
Where VFB1 is 0.625V
- 11 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
STEP-DOWN DC/DC CONVERTER
Figure 4:
Output Voltage Programming
OUT1
ACT8342
CFF
RFB1
FB
RFB2
Finally choose CFF using the following equation:
C FF =
2.2 × 10 −6
R FB1
(2)
where RFB1 = 47kΩ, use 47pF.
PCB Layout Considerations
High switching frequencies and large peak currents
make PC board layout an important part of stepdown DC/DC converter design. A good design minimizes excessive EMI on the feedback paths and
voltage gradients in the ground plane, both of which
can result in instability or regulation errors. Stepdown DC/DCs exhibit discontinuous input current,
so the input capacitors should be placed as close
as possible to the IC, and avoiding the use of vias if
possible. The inductor, input filter capacitor, and
output filter capacitor should be connected as close
together as possible, with short, direct, and wide
traces. The ground nodes for each regulator's
power loops should be connected at a single point
in a star-ground configuration, and this point should
be connected to the backside ground plane with
multiple vias. For fixed output voltage options, connect the output node directly to the FB1 pin. For
adjustable output voltage options, connect the feedback resistors and feed-forward capacitor to the
FB1 pin through the shortest possible route. In both
cases, the feedback path should be routed to maintain sufficient distance from switching nodes to prevent noise injection. Finally, the exposed pad
should be directly connected to the backside
ground plane using multiple vias to achieve low
electrical and thermal resistance.
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 12 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
LOW-DROPOUT LINEAR REGULATORS
ELECTRICAL CHARACTERISTICS (REG2)
(VINL = 3.6V, COUT2 = 1µF, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
INL Operating Voltage Range
VINL Input Rising
UVLO Hysteresis
VINL Input Falling
2.9
3.1
V
V
+2
TA = -40°C to 85°C
-2.5
VNOM2
+3
mV
-0.004
%/mA
70
f = 10kHz, IOUT2 = 80mA, COUT2 = 1µF
60
Regulator Enabled
50
Regulator Disabled
0
VINL = 2.6V to 5.5V, TA = -40°C to 85°C
ON1 Logic Low Input Voltage
VINL = 2.6V to 5.5V, TA = -40°C to 85°C
Dropout Voltage
IOUT2 = 80mA, VOUT2 > 3.1V
dB
µA
1.4
V
100
Output Current
VOUT2 = 95% of regulation voltage
0.4
V
200
mV
80
mA
90
Internal Soft-Start
%
0
f = 1kHz, IOUT2 = 80mA, COUT2 = 1µF
ON1 Logic High Input Voltage
Current Limit
V
VNOM21
IOUT2 = 1mA to 80mA
e
5.5
-1.2
Load Regulation Error
2
UNIT
TA = 25°C
VINL = Max(VOUT2 + 0.5V, 3.6V) to 5.5V
Supply Current per Output
3
MAX
0.1
Line Regulation Error
Power Supply Rejection Ratio
TYP
3.1
INL UVLO Threshold
Output Voltage Accuracy
MIN
mA
100
µs
Power Good Flag High Threshold
VOUT2, hysteresis = -4%
89
%
Output Noise
COUT2 = 10µF, f = 10Hz to 100kHz
40
µVRMS
Stable COUT2 Range
1
20
µF
Discharge Resistor in Shutdown
LDO Disabled
650
Ω
Thermal Shutdown Temperature
Temperature Rising
160
°C
Thermal Shutdown Hysteresis
Temperature Falling
20
°C
c: VNOM2 refers to the nominal output voltage level for VOUT2 as defined by the Ordering Information section.
d: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the
regulation voltage at 1V differential voltage.
e: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 13 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
LOW-DROPOUT LINEAR REGULATORS
ELECTRICAL CHARACTERISTICS (REG3)
(VINL = 3.6V, COUT3 = 1µF, TA = 25°C, unless otherwise specified.)
PARAMETER
TEST CONDITIONS
INL Operating Voltage Range
VINL Input Rising
UVLO Hysteresis
VINL Input Falling
2.9
V
3.1
V
V
VNOM31
+2
TA = -40°C to 85°C
-2.5
VNOM3
+3
IOUT3 = 1mA to 150mA
mV
-0.004
%/mA
70
f = 10kHz, IOUT3 = 150mA, COUT3 = 1µF
60
Regulator Enabled
50
Regulator Disabled
0
VINL = 2.6V to 5.5V, TA = -40°C to 85°C
ON3 Logic Low Input Voltage
VINL = 2.6V to 5.5V, TA = -40°C to 85°C
Dropout Voltage2
IOUT3 = 120mA, VOUT3 > 3.1V
dB
µA
1.4
V
100
Output Current
VOUT3 = 95% of regulation voltage
0.4
V
200
mV
150
mA
170
Internal Soft-Start
%
0
f = 1kHz, IOUT3 = 150mA, COUT3 = 1µF
ON3 Logic High Input Voltage
Current Limit
5.5
-1.2
Load Regulation Error
e
UNIT
TA = 25°C
VINL = Max(VOUT3 + 0.5V, 3.6V) to 5.5V
Supply Current per Output
3
MAX
0.1
Line Regulation Error
Power Supply Rejection Ratio
TYP
3.1
INL UVLO Threshold
Output Voltage Accuracy
MIN
mA
100
µs
Power Good Flag High Threshold
VOUT3, hysteresis = -4%
89
%
Output Noise
COUT3 = 10µF, f = 10Hz to 100kHz
40
µVRMS
Stable COUT3 Range
1
20
µF
Discharge Resistor in Shutdown
LDO Disabled
650
Ω
Thermal Shutdown Temperature
Temperature Rising
160
°C
Thermal Shutdown Hysteresis
Temperature Falling
20
°C
c: VNOM3 refers to the nominal output voltage level for VOUT2 as defined by the Ordering Information section.
d: Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the
regulation voltage at 1V differential voltage.
e: LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Under heavy overload conditions the output current limit folds back by 30% (typ)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 14 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
LOW-DROPOUT LINEAR REGULATORS
TYPICAL PERFORMANCE CHARACTERISTICS
(ACT8342QKCQI, VINL = 5V, TA = 25°C, unless otherwise specified.)
Output Voltage Deviation vs. Temperature
Load Regulation
0.10
0.05
Output Voltage Deviation (%)
Output Voltage (%)
0.15
LDO3
0.00
LDO2
-0.05
-0.10
-0.15
-0.20
20
0
40
60
80
100
120
140
0.4
ILOAD = 0mA
0.3
0.2
0.1
0.0
-0.1
-0.2
-0.3
-0.4
-0.5
-40
160
ACT8342-010
0.5
ACT8342-009
0.20
-15
10
Load Current (mA)
85
200
Dropout Voltage (mV)
250
3.1V
150
3.7V
100
50
0
ACT8342-012
200
ACT8342-011
300
Dropout Voltage (mV)
60
LDO3 Dropout voltage vs. Output current
LDO2 Dropout voltage vs. Output current
160
3.1V
120
3.7V
80
40
0
0
20
40
60
80
100
120
0
Output Current (mA)
20
40
60
80
100
140
160
LDO Output Voltage Noise
ACT8342-014
ACT8342-013
1
120
Output Current (mA)
Region of Stable COUT ESR vs. Output Current
ESR (Ω)
35
Temperature (°C)
CH1
0.1
Stable ESR
0.01
0
50
100
CH1: VOUTx, 200µV/div (AC COUPLED)
TIME: 200ms/div
150
Output Current (mA)
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 15 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
LOW-DROPOUT LINEAR REGULATORS
FUNCTIONAL DESCRIPTION
General Description
REG2 and REG3 are low-noise, low-dropout linear
regulators (LDOs) that are optimized for low-noise
and high-PSRR operation, achieving more than
60dB PSRR at frequencies up to 10kHz.
Output Current Capability
REG2 supplies up to 80mA while REG3 supplies up
to 150mA of load current. Excellent performance is
achieved over each regulator's entire load current
ranges.
careful layout is necessary to prevent other circuitry
from degrading LDO performance.
A good design places input and output capacitors
as close to the LDO inputs and output as possible,
and utilizes a star-ground configuration for all regulators to prevent noise-coupling through ground.
Output traces should be routed to avoid close proximity to noisy nodes, particularly the SW nodes of
the DC/DCs.
Output Current Limit
In order to ensure safe operation under over-load
conditions, each LDO features current-limit circuitry
with current fold-back. The current-limit circuitry
limits the current that can be drawn from the output,
providing protection in over-load conditions. For
additional protection under extreme over current
conditions, current-fold-back protection reduces the
current-limit by approximately 30% under extreme
overload conditions.
Enabling and Disabling the LDOs
REG2 and REG3 is enabled or disabled using ON2
and ON3. Drive ON2 and ON3 to a logic-high to
enable REG2 and REG3. Drive ON2 and ON3 to a
logic-low to disable REG2 and REG3, reducing
supply current to less than 1µA.
Output Capacitor Selection
REG2 and REG3 each require only a small ceramic
capacitor for stability. For best performance, each
output capacitor should be connected directly between the OUT2 and OUT3 and G pins as possible,
with a short and direct connection. To ensure best
performance for the device, the output capacitor
should have a minimum capacitance of 1µF, and
ESR value between 10mΩ and 200mΩ. High quality
ceramic capacitors such as X7R and X5R dielectric
types are strongly recommended.
PCB Layout Considerations
The ACT8342’s LDOs provide good DC, AC, and
noise performance over a wide range of operating
conditions, and are relatively insensitive to layout
considerations. When designing a PCB, however,
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 16 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.
ACT8342
Rev0, 26-May-08
PACKAGE INFORMATION
PACKAGE OUTLINE
TQFN33-16 PACKAGE OUTLINE AND DIMENSIONS
D
SYMBOL
A3
A
A1
E
MAX
MIN
MAX
A
0.700
0.800
0.028
0.031
A1
0.000
0.050
0.000
0.002
A3
0.153
0.253
0.006
0.010
D
2.900
3.100
0.114
0.122
E
2.900
3.100
0.114
0.122
D2
1.600
1.800
0.063
0.071
E2
1.600
1.800
0.063
0.071
b
0.180
0.300
0.007
0.012
0.500 TYP
0.020 TYP
L
0.300
0.500
0.012
0.020
K
0.200
0.400
0.008
0.016
K
L
DIMENSION IN
INCHES
MIN
e
e
DIMENSION IN
MILLIMETERS
b
D1
E1
Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make
sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in lifesupport devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in
this datasheet, nor does it convey any patent license.
Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact [email protected] or visit http://www.active-semi.com. For other inquiries, please send to:
1270 Oakmead Parkway, Suite 310, Sunnyvale, California 94085-4044, USA
Innovative PowerTM
ActivePMUTM is a trademark of Active-Semi.
- 17 -
www.active-semi.com
Copyright © 2008 Active-Semi, Inc.