CIRRUS CS48AU2B-CQZ

CS48AU2B Data Sheet
FEATURES
‰ World’s first cost-effective, high-performance 32-bit DSP
‰
‰
‰
‰
‰
— Maximum 32-bit @ 192 kHz
(Note: Audyssey Laboratories algorithms support 48 kHz,
44.1 kHz and 32 kHz)
— Integrated 192 kHz capable S/PDIF transmitter
‰ Integrated Clock Manager/PLL
— Digital Televisions
— iPod® Docking Stations
— Automotive Head Units (OEM and Aftermarket)
— Automotive Outboard Amplifiers (OEM and Aftermarket)
— Blu-ray® Disc Receivers
— Soundbars / Sound Projectors
EN
D TI A
EL L
PH D
R
I
A
FT
‰
that is solely dedicated to enable Audyssey Laboratories
audio processing technologies for today’s high-volume
consumer electronic products
Features: Audyssey Dynamic VolumeTM, Audyssey Dynamic
EQTM, Audyssey EQTM & Audyssey BassXTTM/BassXT-TVTM
Audyssey Dynamic Volume eliminates the need for
constant volume adjustments
Audyssey Dynamic EQ enables a reference playback
experience at any desired playback level
Audyssey EQ removes much of the distortion caused by
speaker enclosures and the typical room environment
producing greatly improved sound compared to similar
products without correction
Audyssey BassXT and BassXT-TV are specifically
calibrated to enhance the physical bass response of each
product model
Configurable Serial Audio Inputs/Outputs
The brand new CS48AU2B device is still based on the same
high-performance 32-bit fixed point Digital Signal Processor
core but instead is equipped with much less memory, tailoring
it for more cost-effective applications which feature Audyssey
Laboratories audio processing technologies. Target
applications are:
— Can operate from external crystal, external oscillator
‰ Input Fs Auto Detection & Coefficient Loading
‰ Host Control & Boot via Serial Interface
‰ Support for Master (Self) Boot via Serial EEPROM for
single Fs applications (i.e. 48 kHz only via ADC input)
‰ Configurable GPIOs and External Interrupt Input
‰ 1.8V Core and a 3.3V I/O that is tolerant to 5V input
‰ Low-power Mode
FI
D
— “Energy Star® Ready” via low-power mode, 268 µW in
standby
The following Audyssey Laboratories algorithms are currently
supported on the CS48AU2B and more are in development:
While the individual Audyssey processing algorithms have
already been implemented on this DSP, the CS48AU2B is
programmed using the Cirrus proprietary DSP Composer™
GUI development tool.
Processing chains combining both standard signal
processing blocks (Tone Control, Bass Management, etc.) in
combination with any combination of Audyssey Laboratories
technology algorithm blocks may be designed using a simple
drag-and-drop interface to create a custom signal flow
specific to your product model. The end result of this is a
software image that is down-loaded to the DSP via serial host
(I2C® or SPITM ) or via a serial master (self) boot.
Support for loading of the various Audyssey Laboratories
algorithm coefficient files supplied by Audyssey Laboratories
is easily supported via DSP Composer, enabling the
OEM/ODM to quickly be able to generate the necessary files
for the system microcontroller which have been custom
tailored for each specific model based on the measurement
and analysis performed by Audyssey Laboratories.
Ordering Information:
See page 21 for ordering information
Serial
Control 1
N
GPIO
Multichannel
Audio In
W atchdog
O
C
S/PD IF
Debug
D
M
A
32-bit
DSP
P
X
TM R1
TM R2
Y
Multichannel
Audio O ut
http://www.cirrus.com
PLL
Copyright 2009 Cirrus Logic
CONFIDENTIAL
MAY ’09
DS876F3
EN
D TI
EL A
L
PH D
I RA
FT
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
Contacting Cirrus Logic Support
For all product questions and inquiries contact a Cirrus Logic Sales Representative.
To find the one nearest to you go to www.cirrus.com.
IMPORTANT NOTICE
FI
D
Cirrus Logic, Inc. and its subsidiaries (“Cirrus”) believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided “AS IS” without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives
consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
C
O
N
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE
PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR
USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND
CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY
AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR
CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO
FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING
ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, the Cirrus Logic logo designs, DSP Composer, and Cirrus Framework are trademarks of Cirrus Logic, Inc. All other brand and product names in
this document may be trademarks or service marks of their respective owners.
Audyssey, the Audyssey stylized logo and font, Audyssey Dynamic Volume, Audyssey Dynamic EQ, Audyssey EQ, and Audyssey BassXT ( implementations for both
HTIB and TV) are either trademarks or registered trademarks of Audyssey Laboratories. Sale of the CS48AU2B is only authorized to licensees of Audyssey
Laboratories deemed to be in good standing.
SPI is a trademark of Motorola, Inc.
I2C is a registered trademark of Philips Semiconductor.
iPod is a registered trademark of Apple Computer, Inc.
Blu-ray and Blu-ray Disc are trademarks of SONY KABUSHIKI KAISHA CORPORATION.
Energy Star is a registered trademark of the Environmental Protection Agency, a federal agency of the United States government.
2
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
Table of Contents
1. Documentation Strategy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2. Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1 Licensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3. Code Overlays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
4. Hardware Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4.1 DSP Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2 On-chip DSP Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.3 DSP I/O Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.4 Application Code Security . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
7
8
9
9
5. Characteristics and Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
EN
D TI
EL A
L
PH D
I RA
FT
5.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5.2 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5.3 Digital DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
5.4 Power Supply Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
5.5 Thermal Data (48-Pin LQFP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
5.6 Switching Characteristics— RESET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5.7 Switching Characteristics — XTI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5.8 Switching Characteristics — Internal Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
5.10 Switching Characteristics — Serial Control Port - SPI Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . 14
5.11 Switching Characteristics — Serial Control Port - I2C Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
5.12 Switching Characteristics — Serial Control Port - I2C Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . 16
5.13 Switching Characteristics — Digital Audio Slave Input Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5.14 Switching Characteristics — DSD Slave Input Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
5.15 Switching Characteristics — Digital Audio Output Port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
7. Environmental, Manufacturing, & Handling Information . . . . . . . . . . . . . . . . . . . . . . . . . . 21
8. Device Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
8.1 CS48AU2B, 48-pin LQFP Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
9. Package Mechanical Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
9.1 48-pin LQFP Package Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
C
O
N
FI
D
10. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
List of Figures
List of Tables
EN
D TI
EL A
L
PH D
I RA
FT
Figure 1. RESET Timing ......................................................................................................................................... 12
Figure 2. XTI Timing ............................................................................................................................................... 12
Figure 3. Serial Control Port - SPI Slave Mode Timing........................................................................................... 14
Figure 4. Serial Control Port - SPI Master Mode Timing......................................................................................... 15
Figure 5. Serial Control Port - I2C Slave Mode Timing ........................................................................................... 16
Figure 6. Serial Control Port - I2C Master Mode Timing ......................................................................................... 17
Figure 7. Digital Audio Input (DAI) Port Timing Diagram ........................................................................................ 17
Figure 8. Direct Stream Digital - Serial Audio Input Timing..................................................................................... 18
Figure 9. Digital Audio Output Port Timing, Master Mode....................................................................................... 19
Figure 10. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK) ............................................ 19
Figure 11. CS48AU2B, 48-Pin LQFP Pinout .......................................................................................................... 22
Figure 12. 48-Pin LQFP Package Drawing ............................................................................................................. 23
C
O
N
FI
D
Table 1. CS48AU2B Related Documentation ........................................................................................................5
Table 2. Device and Firmware Selection Guide.....................................................................................................7
Table 3. Ordering Information ..............................................................................................................................20
Table 4. Environmental, Manufacturing, & Handling Information.........................................................................21
4
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
1. Documentation Strategy
The CS48AU2B Data Sheet describes the CS48AU2B audio processor. This document should be
used in conjunction with the following documents when evaluating or designing a system around the
CS48AU2B of processors.
Table 1. CS48AU2B Related Documentation
Document Name
Description
CS48AU2B Data Sheet
This document
Includes detailed system design information including
Typical Connection Diagrams, Boot-Procedures, Pin
Descriptions, etc.
EN
D TI
EL A
L
PH D
I RA
FT
CS485xx Hardware User’s Manual
AN298 - CS485xx Firmware User’s Manual
DSP ComposerTM User’s Manual
Includes detailed firmware design information
including signal processing flow diagrams and control
API information for the operating system.
Includes detailed configuration and usage
information for the GUI development tool.
AN298PPMQ, Audyssey Dynamic VolumeTM
Audyssey Dynamic EQTM Firmware Module
Application Note
Contains description of API used to control Audyssey
Dynamic Volume and Audyssey Dynamic EQ
firmware.
AN298PPMR, Audyssey EQTM Firmware Module
Application Note
Contains description of API used to control Audyssey
EQ firmware.
AN298PPMS, Audyssey BassXTTM Firmware
Module Application Note
Contains description of API used to control Audyssey
BassXT firmware.
The scope of the CS48AU2B Data Sheet is primarily the hardware specifications of the CS48AU2B
of devices. This includes hardware functionality, characteristic data, pinout, and packaging
information.
D
The intended audience for the CS48AU2B Data Sheet is the system PCB designer, MCU
programmer, and the quality control engineer.
FI
2. Overview
O
N
The CS48AU2B DSP is designed to provide high-performance post-processing and mixing of digital
audio. The low-power standby preserves battery life for applications which are always on, but not
necessarily processing audio, such as automotive audio systems. The CS48AU2B is available in a
48-pin QFP package. Please refer to Table 2 on page 7 for the input, output and suggested
applications for this device.
C
2.1 Licensing
Licenses are required for any of the Audyssey Laboratories algorithms listed in Section 3. Please
contact Audyssey Laboratories at [email protected] for more information on licensing their
technology. Please send e-mail to [email protected] for more information on Audyssey
trademarks.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
5
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
3. Code Overlays
The suite of software available for the CS48AU2B consists of an operating system (OS) and a library
of overlays. The overlays have been divided into three main groups called Matrix-processors,
Virtualizer-processors, and Post-processors. All software components are defined below:
1. OS/Kernel - Encompasses all non-audio processing tasks, including loading data from external
memory, processing host messages, calling audio-processing subroutines, error concealment,
etc.
EN
D TI
EL A
L
PH D
I RA
FT
2. Matrix-processor- Any Module that performs a matrix decode on PCM data to produce more
output channels than input channels (2Ön channels). Generally speaking, these modules
increase the number of valid channels in the audio I/O buffer.
3. Virtualizer-processor - Any module that encodes PCM data into fewer output channels than
input channels (nÖ2 channels) with the effect of providing “phantom” speakers to represent the
physical audio channels that were eliminated. Generally speaking, these modules reduce the
number of valid channels in the audio I/O buffer.
4. Post-processors - Any module that processes audio I/O buffer PCM data in-place after the
matrix- or virtualizer-processors. Examples are bass management, audio manager, tone control,
Audyssey Dynamic Volume, Audyssey Dynamic EQ, Audyssey EQ, Audyssey BassXT, delay, &
customer-specific effects, etc.
The certified DSP firmware or application codes provided by Cirrus Logic (under a licensed to you
from Audyssey Laboratories) may enable some or all of the Audyssey Laboratories algorithms.
These licensed processing blocks can be used in combination with a host standard post-processing
signal blocks (tone control, Bass Management, delays, etc.) or lower level primitives such as a filter
or math function.
A product-specific signal flow is generated by the designer using DSP Composer.
Once all of the custom coefficient files supplied by Audyssey Laboratories have been loaded and the
signal flow has been set, the user can perform a “generate deliverables” inside DSP Composer.
FI
D
This generates a collection of files that can be easily converted to .c or .h files by the designer for
storage inside the host controller OR can be converted into a small image that can either be stored in
an external serial FLASH/EEPROM, or downloaded via a host controller through the SPI™/I2C® serial
port.
N
The overlay structure reduces the time required to reconfigure the DSP when a processing change is
requested. Each overlay can be reloaded independently without disturbing the other overlays. For
example, when a new matrix-processor is selected, the OS, virtualizer-, and post-processors do not
need to be reloaded — only the new matrix-processor (the same is true for the other overlays).
C
O
Table 2 below lists the firmware available based on device selection. Please refer to AN298,
CS485xx Firmware User’s Manual for the latest listing of application codes and Cirrus Framework™
modules available.
6
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
Table 2. Device and Firmware Selection Guide
Suggested
Application
Channel Count
Input/Output
Package
CS48AU2B-CQZ
Digital TV
Portable Audio Docking Station
Portable DVD
DVD Mini / Receiver
Multimedia PC Speakers
8 Channel Car Audio
DVD Receiver
High-end Digital TV
12 channel Car Audio
Up to 12 channel in /12
channel out
48-pin QFP
EN
D TI
EL A
L
PH D
I RA
FT
Device
4. Hardware Functional Description
4.1 DSP Core
The CS48AU2B DSP is a single-core DSP with separate X and Y data and P code memory spaces.
The DSP core is a high-performance, 32-bit, fully user-programmable, fixed-point DSP that is
capable of performing two multiply-and-accumulate (MAC) operations per clock cycle. The DSP core
has eight 72-bit accumulators, four X- and four Y-data registers, and 12 index registers.
The DSP core is coupled to a flexible DMA engine. The DMA engine can move data between
peripherals such as the serial control port (SCP), digital audio input (DAI) and digital audio output
(DAO), or any DSP core memory, all without the intervention of the DSP. The DMA engine off loads
data move instructions from the DSP core, leaving more MIPS available for signal processing
instructions.
CS48AU2B functionality is controlled by DSP firmware or application codes that are downloaded to
the CS48AU2B from a host controller or external serial FLASH/EEPROM.
FI
D
Users can develop their applications using DSP Composer to create the processing chain and then
compile the image into a series of commands that are sent to the CS48AU2B through the SCP. The
processing application can either load modules (matrix-processors, virtualizers, post-processors)
from the DSPs on-board ROM, or custom firmware can be downloaded through the SCP.
4.1.1 DSP Memory
N
The DSP core has its own on-chip data and program RAM and ROM and does not require external
memory for post-processing applications.
O
The Y-RAM and P-RAM share a single block of memory that can be configured to make Y and P
equal in size, or more memory can be allocated for Y-RAM in 2kword blocks.
C
4.1.2 DMA Controller
The powerful 8-channel DMA controller can move data between 8 on-chip resources. Each resource
has its own arbiter: X, Y, and P RAMs/ROMs and the peripheral bus. Modulo and linear addressing
modes are supported, with flexible start address and increment controls. The service intervals for
each DMA channel, as well as up to 6 interrupt events, are programmable.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
7
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
4.2 On-chip DSP Peripherals
4.2.1 Digital Audio Input Port (DAI)
The DAI port supports a wide variety of data input formats at sample rates (Fs) as high as 192 kHz.
Up to 32-bit word lengths are supported. The DAI also supports a time division multiplexed (TDM)
one-line data mode, that packs PCM audio on a single data line the total number possible depends
on the ratio of SCLK to LRCLK. The CS48AU2B supports up to 8.
EN
D TI
EL A
L
PH D
I RA
FT
The port has two independent slave-only clock domains. Each data input can be independently
assigned to a clock domain. The sample rate of the input clock domains can be determined
automatically by the DSP, off-loading the task of monitoring the SPDIF receiver from the host. A timestamping feature allows the input data to be sample-rate converted via software.
4.2.2 Digital Audio Output Port (DAO)
DAO port supports PCM resolutions of up to 32-bits. The port supports sample rates (Fs) as high as
192 kHz. The port can be configured as an independent clock domain mastered by the DSP, or as a
clock slave if an external MCLK or SCLK/LRCLK source is available. One of the serial audio pins can
be re-configured as a SPDIF transmitter that drives a bi-phase encoded S/PDIF signal (data with
embedded clock on a single line).
The DAO also supports a time division multiplexed (TDM) one-line data mode, that packs multiple
channels of PCM audio on a single data line.
4.2.3 Serial Control Port (I2C® or SPI™)
The on-chip serial control port is capable of operating as master or slave in either SPI™ or I2C®
modes. Master/Slave operation is chosen by mode select pins when the CS48AU2B comes out of
Reset. The serial clock pin can support frequencies as high as 25 MHz in SPI mode (SPI clock speed
must always be ≤ (Fdclk/2)). The CS48AU2B serial control port also includes a pin for flow control of
the communications interface (SCP_BSY) and a pin to indicate when the DSP has a message for the
host (SCP_IRQ).
4.2.4 GPIO
D
Many of the CS48AU2B peripheral pins are multiplexed with GPIO. Each GPIO can be configured as
an output, an input, or an input with interrupt. Each input-pin interrupt can be configured as rising
edge, falling edge, active-low, or active-high.
FI
4.2.5 PLL-based Clock Generator
C
O
N
The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used
to clock the DSP core and peripherals. Through a second PLL divider chain, a dependent clock
domain can be output on the DAO port for driving audio converters. The CS48AU2B defaults to
running from the external reference frequency and is switched to use the PLL output after overlays
have been loaded and configured, either through master boot from an external FLASH or through
host control. A built-in crystal oscillator circuit with a buffered output is provided. The buffered output
frequency ratio is selectable between 1:1 (default) or 2:1.
4.2.6 Hardware Watchdog Timer
The CS48AU2B has an integrated watchdog timer that acts as a “health” monitor for the DSP. The
watchdog timer must be reset by the DSP before the counter expires, or the entire chip is reset. This
peripheral ensures that the CS48AU2B will reset itself in the event of a temporary system failure. In
stand-alone mode (that is, no host MCU), the DSP will reboot from external FLASH. In slave mode
8
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
(that is, host MCU present) a GPIO will be used to signal the host that the watchdog has expired and
the DSP should be rebooted and re-configured.
4.3 DSP I/O Description
4.3.1 Multiplexed Pins
Many of the CS48AU2B pins are multi-functional. For details on pin functionality please refer to the
CS485xx Hardware User’s Manual.
4.3.2 Termination Requirements
EN
D TI
EL A
L
PH D
I RA
FT
Open-drain pins on the CS48AU2B must be pulled high for proper operation. Please refer to the
CS485xx Hardware User’s Manual to identify which pins are open-drain and what value of pull-up
resistor is required for proper operation.
Mode select pins in the CS48AU2B are used to select the boot mode upon the rising edge from
reset. A detailed explanation of termination requirements for each communication mode select pin
can be found in the CS485xx Hardware User’s Manual.
4.3.3 Pads
The CS48AU2B I/Os operate from the 3.3 V supply and are 5 V tolerant.
4.4 Application Code Security
C
O
N
FI
D
The external program code may be encrypted by the programmer to protect any intellectual property
it may contain. A secret, customer-specific key is used to encrypt the program code that is to be
stored external to the device. Please contact your local Cirrus representative for details.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
9
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5. Characteristics and Specifications
Note:
All data sheet minimum and maximum timing parameters are guaranteed over the rated voltage and
temperature. All data sheet typical parameters are measured under the following conditions: T = 25 °C,
CL = 20 pF, VDD = VDDA = 1.8 V, VDDIO = 3.3 V, GNDD = GNDIO = GNDA = 0 V.
5.1 Absolute Maximum Ratings
(GNDD = GNDIO = GNDA = 0 V; all voltages with respect to 0V)
Parameter
Min
Max
Unit
VDD
VDDA
VDDIO
-0.3
-0.3
-0.3
-
2.0
3.6
3.6
0.3
V
V
V
V
Iin
-
+/-10
mA
Core supply
PLL supply
I/O supply
|VDDA – VDDIO|
EN
D TI
EL A
L
PH D
I RA
FT
DC power supplies:
Symbol
Input pin current, any pin except supplies
Input voltage on PLL_REF_RES
Input voltage on I/O pins
Storage temperature
Vfilt
-0.3
3.6
V
Vinio
-0.3
5.0
V
Tstg
-65
150
°C
Caution: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is
not guaranteed at these extremes.
5.2 Recommended Operating Conditions
(GNDD = GNDIO = GNDA = 0 V; all voltages with respect to 0V)
Parameter
DC power supplies:
Core supply
PLL supply
I/O supply
|VDDA – VDDIO|
Ambient operating temperature
Symbol
Min
Typ
Max
Unit
VDD
VDDA
VDDIO
1.71
3.13
3.13
1.8
3.3
3.3
0
1.89
3.46
3.46
V
V
V
V
TA
-
- CQZ
- DQZ
0
-40
°C
+70
+85
D
Note: It is recommended that the 3.3 V IO supply come up ahead of or simultaneously with the 1.8 V core supply.
5.3 Digital DC Characteristics
FI
(Measurements performed under static conditions.)
Parameter
N
High-level input voltage
Low-level input voltage, except XTI
O
Low-level input voltage, XTI
Symbol
Min
Typ
Max
Unit
VIH
2.0
-
-
V
VIL
-
-
0.8
V
VILXTI
-
-
0.6
V
Vhys
High-level output voltage (IO = -2mA), except XTI
VOH
VDDIO * 0.9
Low-level output voltage (IO = 2mA), except XTI
VOL
Input leakage XTI
ILXTI
Input leakage current (all digital pins with internal
pull-up resistors enabled)
ILEAK
C
Input Hysteresis
10
0.4
Copyright 2009 Cirrus Logic
CONFIDENTIAL
V
-
-
V
-
-
VDDIO * 0.1
V
-
-
5
μA
-
-
70
μA
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.4 Power Supply Characteristics
(Measurements performed under operating conditions)
Parameter
Min
Typ
Max
Unit
-
203
8
27
480
-
mA
mA
mA
mW
-
100
1
50
348
-
μA
μA
μA
μW
Operational Power Supply Current:
VDD: Core and I/O operating1
VDDA: PLL operating
VDDIO: With most ports operating
Total Operational Power Dissipation:
EN
D TI
EL A
L
PH D
I RA
FT
Standby Power Supply Current:
VDD: Core and I/O not clocked
VDDA: PLL halted
VDDIO: All connected I/O pins 3-stated by other ICs in system
Total Standby Power Dissipation:
1. Dependent on application firmware and DSP clock speed.
5.5 Thermal Data (48-Pin LQFP)
Parameter
Symbol
Min
Typ
Max
Unit
Tj
-
-
125
°C
Thermal Resistance (Junction to Ambient)
Two-layer Board1
Four-layer Board2
θja
-
63.5
54
-
°C / Watt
Thermal Resistance (Junction to Top of Package)
Two-layer Board3
Four-layer Board4
ψ jt
-
0.70
0.64
-
°C / Watt
Junction Temperature
1. Two-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz. copper covering 20 % of the top &
bottom layers.
2. Four-layer board is specified as a 76 mm X 114 mm, 1.6 mm thick FR-4 material with 1-oz. copper covering 20 % of the top &
bottom layers and 0.5-oz. copper covering 90 % of the internal power plane & ground plane layers.
3. To calculate the die temperature for a given power dissipation
D
Tj = Ambient Temperature + [ (Power Dissipation in Watts) * θja ]
FI
4. To calculate the case temperature for a given power dissipation
C
O
N
Tc = Tj - [ (Power Dissipation in Watts) * ψ jt ]
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
11
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.6 Switching Characteristics— RESET
Parameter
Symbol
Min
Max
Unit
Trstl
1
-
ms
All bidirectional pins high-Z after RESET low
Trst2z
-
100
ns
Configuration pins setup before RESET high
Trstsu
50
-
ns
Configuration pins hold after RESET high
Trsthld
20
-
ns
EN
D TI
EL A
L
PH D
I RA
FT
RESET minimum pulse width low
RESET
HS[3:0]
All Bidirectional
Pins
Trstsu Trsthld
Trst2z
Trstl
Figure 1. RESET Timing
5.7 Switching Characteristics — XTI
Parameter
External Crystal operating
frequency1
XTI period
XTI high time
XTI low time
D
External Crystal Load Capacitance (parallel
resonant)2
External Crystal Equivalent Series Resistance
Symbol
Min
Max
Unit
Fxtal
Tclki
11.2896
27
MHz
33.3
100
ns
Tclkih
13.3
-
ns
Tclkil
13.3
-
ns
CL
10
18
pF
ESR
-
50
Ω
FI
1. Part characterized with +/- 50 PPM Crystal with the following frequency values:11.2896, 12.288, 18.432, 24.576, and 27 MHz.
C
O
N
2. CL refers to the total load capacitance as specified by the crystal manufacturer. Crystals that require a CL outside this range should
be avoided. The crystal oscillator circuit design should follow the crystal manufacturer’s recommendation for load capacitor
selection.
XTI
t clkih
t clkil
Tclki
Figure 2. XTI Timing
12
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.8 Switching Characteristics — Internal Clock
Parameter
Internal DCLK
frequency1
Symbol
Min
Max
Fdclk
Fxtal
150
6.7
1/Fxtal
CS48AU2B-CQZ
Internal DCLK period1
DCLKP
CS48AU2B-CQZ
Unit
MHz
ns
C
O
N
FI
D
EN
D TI
EL A
L
PH D
I RA
FT
1. After initial power-on reset, Fdclk = Fxtal. After initial kickstart commands, the PLL is locked to max Fdclk and remains locked until
the next power-on reset.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
13
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.9 Switching Characteristics — Serial Control Port - SPI Slave Mode.
Parameter
Symbol
Min
Max
Units
SCP_CLK frequency
fspisck
-
25
MHz
SCP_CS falling to SCP_CLK rising
tspicss
24
-
ns
SCP_CLK low time
tspickl
20
-
ns
SCP_CLK high time
tspickh
20
-
ns
Setup time SCP_MOSI input
tspidsu
5
-
ns
Hold time SCP_MOSI input
tspidh
5
-
ns
SCP_CLK low to SCP_MISO output valid
tspidov
-
11
ns
SCP_CLK falling to SCP_IRQ rising
tspiirqh
-
20
ns
SCP_CS rising to SCP_IRQ falling
tspiirql
0
tspicsh
24
SCP_CS rising to SCP_MISO output high-Z
tspicsdz
-
20
ns
SCP_CLK rising to SCP_BSY falling
tspicbsyl
-
3*DCLKP+20
ns
SCP_CLK low to SCP_IRQ rising
Typical
EN
D TI
EL A
L
PH D
I RA
FT
1
-
ns
ns
1. The specification fspisck indicates the maximum speed of the hardware. The system designer should be aware that the actual
maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY pin
should be implemented to prevent overflow of the input data buffer. At boot the maximum speed is Fxtal/3.
tspicss
SCP_CS
tspickl
0
SCP_CLK
fspisck
A5
D
tspidsu
FI
tspidh
6
7
0
A0
R/W
MSB
5
6
7
tspicsh
LSB
tspidov
tspicsdz
MSB
N
SCP_MISO
2
tspickh
A6
SCP_MOSI
1
LSB
O
tspiirqh
tspiirql
SCP_IRQ
C
tspibsyl
SCP_BSY
Figure 3. Serial Control Port - SPI Slave Mode Timing
14
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.10 Switching Characteristics — Serial Control Port - SPI Master Mode
Parameter
Symbol
1
Min
fspisck
-
tspicss
-
SCP_CLK low time
tspickl
SCP_CLK high time
Typical
Max
Units
2
Fxtal/2
MHz
-
ns
20
-
ns
tspickh
20
-
ns
Setup time SCP_MISO input
tspidsu
9
-
ns
Hold time SCP_MISO input
tspidh
5
-
ns
SCP_CLK frequency
11*DCLKP +
(SCP_CLK PERIOD)/2
EN
D TI
EL A
L
PH D
I RA
FT
SCP_CS falling to SCP_CLK rising
3
SCP_CLK low to SCP_MOSI output valid
tspidov
-
8
ns
SCP_CLK low to SCP_CS falling
tspicsl
7
-
ns
tspicsh
-
11*DCLKP +
(SCP_CLK PERIOD)/2
-
ns
3*DCLKP
-
ns
20
ns
SCP_CLK low to SCP_CS rising
Bus free time between active SCP_CS
tspicsx
SCP_CLK falling to SCP_MOSI output high-Z
tspidz
-
1. The specification fspisck indicates the maximum speed of the hardware. The system designer should be aware that the actual
maximum speed of the communication port may be limited by the firmware application.
2. See Section 5.7.
3. SCP_CLK PERIOD refers to the period of SCP_CLK as being used in a given application. It does not refer to a tested parameter
tspicsx
tspicss
EE_CS
tspickl
tspicsl
0
SCP_MISO
FI
fspisck
D
SCP_CLK
1
A6
A5
2
6
7
0
A0
R/W
MSB
5
7
6
tspicsh
tspickh
LSB
N
tspidsu
tspidov
tspidz
MSB
LSB
C
O
SCP_MOSI
tspidh
DS876F3
Figure 4. Serial Control Port - SPI Master Mode Timing
Copyright 2009 Cirrus Logic
CONFIDENTIAL
15
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.11 Switching Characteristics — Serial Control Port - I2C Slave Mode
Parameter
Symbol
Min
Max
Units
SCP_CLK frequency
fiicck
-
400
kHz
SCP_CLK low time
tiicckl
1.25
-
µs
SCP_CLK high time
tiicckh
1.25
-
µs
tiicckcmd
1.25
START condition to SCP_CLK falling
tiicstscl
1.25
-
µs
SCP_CLK falling to STOP condition
tiicstp
2.5
-
µs
Bus free time between STOP and START conditions
tiicbft
3
-
µs
Setup time SCP_SDA input valid to SCP_CLK rising
tiicsu
100
Hold time SCP_SDA input after SCP_CLK falling
tiich
20
-
ns
SCP_CLK low to SCP_SDA out valid
tiicdov
-
18
ns
SCP_CLK falling to SCP_IRQ rising
tiicirqh
-
3*DCLKP + 40
ns
NAK condition to SCP_IRQ low
tiicirql
1
SCP_CLK rising to SCB_BSY low
µs
EN
D TI
EL A
L
PH D
I RA
FT
SCP_SCK rising to SCP_SDA rising or falling for
START or STOP condition
Typical
tiicbsyl
-
ns
3*DCLKP + 20
ns
3*DCLKP + 20
ns
1. The specification fiicck indicates the maximum speed of the hardware. The system designer should be aware that the actual
maximum speed of the communication port may be limited by the firmware application. Flow control using the SCP_BSY pin
should be implemented to prevent overflow of the input data buffer.
tiicckcmd
tiicckl
0
1
SCP_CLK
tiicckh
A6
tiicf
7
8
tiicckcmd
0
tiicdov
A0
R/W
7
8
tiicstp
ACK
MSB
LSB
tiicbft
ACK
tiicirqh
tiicirql
tiich
tiiccbsyl
O
SCP_IRQ
6
N
tiicsu
1
fiicck
FI
SCP_SDA
6
D
tiicstscl
tiicr
C
SCP_BSY
16
Figure 5. Serial Control Port - I2C Slave Mode Timing
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.12 Switching Characteristics — Serial Control Port - I2C Master Mode
Parameter
Symbol
Min
Max
Units
fiicck
-
400
kHz
SCP_CLK low time
tiicckl
1.25
-
µs
SCP_CLK high time
tiicckh
1.25
-
µs
tiicckcmd
1.25
START condition to SCP_CLK falling
tiicstscl
1.25
-
µs
SCP_CLK falling to STOP condition
SCP_CLK
frequency1
SCP_SCK rising to SCP_SDA rising or falling for START or
STOP condition
µs
2.5
-
µs
tiicbft
3
-
µs
Setup time SCP_SDA input valid to SCP_CLK rising
tiicsu
100
Hold time SCP_SDA input after SCP_CLK falling
tiich
20
-
ns
tiicdov
-
18
ns
EN
D TI
EL A
L
PH D
I RA
FT
tiicstp
Bus free time between STOP and START conditions
SCP_CLK low to SCP_SDA out valid
ns
1. The specification fiicck indicates the maximum speed of the hardware. The system designer should be aware that the actual
maximum speed of the communication port may be limited by the firmware application.
tiicckcmd
tiicckl
0
1
SCP_CLK
tiicstscl
6
tiicckh
A6
SCP_SDA
tiicr
8
0
tiicdov
A0
tiich
7
tiicckcmd
R/W
1
6
7
8
tiicstp
fiicck
ACK
MSB
LSB
tiicbft
ACK
D
tiicsu
tiicf
C
O
N
FI
Figure 6. Serial Control Port - I2C Master Mode Timing
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
17
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.13 Switching Characteristics — Digital Audio Slave Input Port
Parameter
Symbol
Min
Max
Unit
Tdaiclkp
40
-
ns
-
45
55
%
Setup time DAI_DATAn
tdaidsu
10
-
ns
Hold time DAI_DATAn
tdaidh
5
-
ns
DAI_SCLK period
DAI_SCLK duty cycle
EN
D TI
EL A
L
PH D
I RA
FT
DAI_SCLK
tdaidsu
tdaidh
DAI_DATAn
Figure 7. Digital Audio Input (DAI) Port Timing Diagram
5.14 Switching Characteristics — DSD Slave Input Port
Min
78
78
1.024
20
20
Typ
-
Max
3.2
-
Unit
ns
ns
MHz
ns
ns
C
O
N
FI
D
Parameter
Symbol
DSD_SCLK Pulse Width Low
tsclkl
DSD_SCLK Pulse Width High
tsclkh
DSD_SCLK Frequency
(64x Oversampled)
DSD_A / _B valid to DSD_SCLK rising setup time
tsdlrs
DSD_SCLK rising to DSD_A or DSD_B hold time
tsdh
Figure 8. Direct Stream Digital - Serial Audio Input Timing
18
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
5.15 Switching Characteristics — Digital Audio Output Port
Parameter
DAO_MCLK period
Symbol
Min
Max
Unit
Tdaomclk
40
-
ns
-
45
55
%
DAO_MCLK duty cycle
1
DAO_SCLK period for Master or Slave mode
Tdaosclk
40
-
ns
-
40
60
%
DAO_SCLK delay from DAO_MCLK rising edge,
DAO_MCLK as an input
tdaomsck
-
19
ns
DAO_LRCLK delay from DAO_SCLK transition, respectively3
tdaomstlr
-
respectively3
tdaomlrts
-
8
ns
tdaomdv
-
10
ns
tdaosdv
-
15
ns
DAO_LRCLK delay from DAO_SCLK transition, respectively3
tdaosstlr
-
30
ns
3
tdaoslrts
-
15
ns
DAO_SCLK duty cycle for Master or Slave mode1
EN
D TI
EL A
L
PH D
I RA
FT
Master Mode (Output A1
Mode)1,2
DAO_SCLK delay from DAO_LRCLK transition,
DAO1_DATA[3..0], DAO2_DATA[1..0]
delay from DAO_SCLK transition3
8
ns
Slave Mode (Output A0 Mode)4
DAO1_DATA[3..0], DAO2_DATA[1..0]
delay from DAO_SCLK transition3
DAO_SCLK delay from DAO_LRCLK transition, respectively
1. Master mode timing specifications are characterized, not production tested.
2. Master mode is defined as the CS48DVxx driving both DAO_SCLK, DAO_LRCLK. When MCLK is an input, it is divided to produce
DAO_SCLK, DAO_LRCLK.
3. This timing parameter is defined from the non-active edge of DAO_SCLK. The active edge of DAO_SCLK is the point at which the
data is valid.
4. Slave mode is defined as DAO_SCLK, DAO_LRCLK driven by an external source.
tdaomlclk
DAO_MCLK
tdaomclk
DAO_MCLK
N
tdaomdv
tdaomsck
DAO_SCLK
FI
DAO_SCLK
D
tdaomsck
O
DAOn_DATAn
tdaomlrts
tdaomstlr
DAO_LRCLK
C
DAO_LRCLK
DAOn_DATAn
Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
19
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
Figure 9. Digital Audio Output Port Timing, Master Mode
tdaosstlr
tdaosclk
DAO_LRCLK
DAO_LRCLK
DAO_SCLK
tdaosclk
tdaoslrts
EN
D TI
EL A
L
PH D
I RA
FT
DAOn_DATAn
DAO_SCLK
tdaosdv
Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK
C
O
N
FI
D
Figure 10. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK)
20
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
6. Ordering Information
The CS48AU2B part number is described as follows:
CS48AU2I-XYZR
where
I - ROM ID Number
X - Product Grade
Y - Package Type
EN
D TI
EL A
L
PH D
I RA
FT
Z - Lead (Pb) Free
R - Tape and Reel Packaging
Table 3. Ordering Information
Part No.
CS48AU2B-CQZ
Grade
Temp. Range
Package
Commercial
0 to +70 °C
48-pin LQFP
C
O
N
FI
D
NOTE: Please contact the factory for availability of the -D (automotive grade) package.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
21
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
7. Environmental, Manufacturing, & Handling Information
Table 4. Environmental, Manufacturing, & Handling Information
Model Number
Peak Reflow Temp
MSL Rating*
Max Floor Life
CS48AU2B-CQZ
260 °C
3
7 Days
C
O
N
FI
D
EN
D TI
EL A
L
PH D
I RA
FT
* MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020.
22
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
8. Device Pinout Diagram
GPIO4, DAO1_ DATA2, HS2
GPIO18, DAO_MCLK
26
25
GNDIO3
30
GPIO3, DAO1_ DATA1, HS1
GPIO6, DAO2 _DATA0, HS3
31
27
GPIO7, DAO2_D ATA1, HS4
32
VDD2
GND4
33
28
GPIO9, SCP_MOSI
34
GPIO5, DAO1_DATA3, X MTA
GPIO10, SCP__MISO / SDA
35
CS48AU2B
42
10
11
12
GPIO16, DAI1_DATA0, TM0, DSD0
GPIO0, DAI1_DATA1, TM1, DSD1
VDDIO1
9
GND2
FI
TEST
N
O
8
48
DAI1_SCLK, DSD-CLK
VDDA (3.3V)
7
47
GNDIO1
PLL_REF_RES
6
46
DAI1_LRCLK, DAI1_DATA4, DSD5
GNDA
5
45
DBCK
XTO
1
44
DAO_SCLK
GND3
21
DAO_LRCLK
20
DAO1_DAT A0, HS0
19
48-Pin LQFP
43
VDDIO2
EN
D TI
EL A
L
PH D
I RA
FT
41
XTI
C
DS876F3
29
GPIO11, SCP_CLK
40
4
XTAL_OUT
22
D
VDD3
39
GND1
GPIO13, SCP_BSY , EE_CS
23
3
GNDIO4
38
DBDA
GPOI12, SCP_IRQ
24
2
GPIO8, SCP_CS
37
RESET
VDDIO3
36
8.1 CS48AU2B, 48-pin LQFP Pinout Diagram
GNDIO2
18
GPIO15, DAI2_SCLK
17
GPIO14, DAI2_LRCLK
16
VDD1
15
GPIO17, DAI2_DATA0, DSD4
14
GPIO2, DAI1_DATA3, TM3, DSD3
13
GPIO1, DAI1_DATA2, TM2, DSD2
Figure 11. CS48AU2B, 48-Pin LQFP Pinout
Copyright 2009 Cirrus Logic
CONFIDENTIAL
23
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
9. Package Mechanical Drawings
9.1 48-pin LQFP Package Drawing
D
Number of Leads
48
MIN
NOM
MAX
1.60
0.05
0.15
1.35
1.40
1.45
0.17
0.22
0.27
9.00 BSC
7.00 BSC
0.50 BSC
9.00 BSC
7.00 BSC
0
7
0.45
0.60
0.75
1.00 REF
C
O
N
FI
A
A1
A2
b
D
D1
e
E
E1
theta
L
L1
EN
D TI
EL A
L
PH D
I RA
FT
48 LD LQFP (7 x 7 x 1.4 mm body)
NOTES:
1) Reference document: JEDEC MS-026
2) All dimensions are in millimeters and controlling dimension is in millimeters.
3) D1 and E1 do not include mold flash which is 0.25 mm max. per side.A1
4) Dimension b does not include a total allowable dambar protrusion of 0.08 mm max.
Figure 12. 48-Pin LQFP Package Drawing
24
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
10. Revision History
Revision
Date
Changes
F1
December 2, 2008
Initial Release
F2
February 16, 2009
Updated Section 5.5, adding Junction Temperature specification.
F3
May 27, 2009
C
O
N
FI
D
EN
D TI
EL A
L
PH D
I RA
FT
Updated Note 1 in Section 5.7.
DS876F3
Copyright 2009 Cirrus Logic
CONFIDENTIAL
25
C
O
N
FI
D
EN
D TI
EL A
L
PH D
I RA
FT
CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
26
Copyright 2009 Cirrus Logic
CONFIDENTIAL
DS876F3