ETC SD1010

SmartASIC, Inc.
SD1010A
1. OVERVIEW
The SD1010A is enhanced version of the SD1000 chip. It is an IC designed for
analog-interface XGA TFT LCD monitors. An analog-interface LCD monitor takes
analog RGB signals from a graphic card of a personal computer, the exact same input
interface as a conventional CRT monitor. This feature makes analog-interface LCD
monitor a true replacement of a conventional CRT monitor.
The analog input RGB signals are first sampled by three channels of 8-bit A/D
converters, and the 24-bit RGB data are then fed into the SD1010A. The SD1010A is
capable of performing automatic detection of the display resolution and timing of
input signals generated from various PC graphic cards. No special driver is required
for the timing detection, nor any manual adjustment. The SD1010A then
automatically scales the input image to fill the full screen of the LCD monitor. The
SD1010A can interface with TFT LCD panels from various manufacturers by
generating either 24-bit or 48-bit RGB signal to the LCD panel based upon the timing
parameters saved in the EEPROM.
The SD1010A implements four advanced display technologies:
1. Advanced mode detection and auto-calibration without any external CPU assist
2. Advanced programmable interpolation algorithm
3. Stand-alone mode support, and
4. Advanced true color support with both dithering and frame modulation.
The SD1010A also provides distinguished system features to the TFT LCD monitor
solution. The first one is “plug-and-play”, and the second one is “cost-effective
system solution”. To be truly plug-and-display, the SD1010A performs automatic
input mode detection and auto phase calibration, so the LCD monitor can ensure that
the A/D converters’ sample clock is precisely synchronized with the input video data,
and to preserve the highest image bandwidth for the highest image quality.
Furthermore, the SD1010A can generate output video even when the input signal is
beyond the specifications or no input signal is fed.
For “cost-effective system solution”, the SD1010A implements many system support
features such as OSD mixer, error status indicators, 2-wire serial interface for both
EEPROM and host CPU interface, and low-cost IC package. Another important
contributing factor is that the SD1010A does not require external frame buffer
memory for the automatic image scaling and synchronization.
Figure 1 shows the block diagram of the SD1010A as well as the connections of
important system components around the SD1010A.
November, 1999
Revision B
SmartASIC Confidential
3
SmartASIC, Inc.
SD1010A
Figure 1: SD1010A Functional Block Diagram
ADC
Phase
Control
Input
PLL
Buffer
Memory
Input Mode
Detection
&
Auto
Calibration
Write
Control
November, 1999
Revision B
Read
Control
OSD
Mixer
TFT LCD
Monitor
E2ROM
Interface
CPU
Interface
CPU
Scaling
Interpolation
Dithering
Output
PLL
SmartASIC Confidential
E2PROM
4
SmartASIC, Inc.
SD1010A
2. PIN DESCRIPTION
Figure 2: SD1010A package diagram
102
65
103
64
SmartASIC
SD1010A
128
37
1
November, 1999
Revision B
38
SmartASIC Confidential
5
SmartASIC, Inc.
SD1010A
Table 1: SD1010 pin description (sorted by pin number)
Symbol
ROM_SCL
ROM_SDA
GND
CPU_SCL
CPU_SDA
PWM_CTL
PIN Number
1
2
3
4
5
6
CLK_1M
VDD
CLK_1M_O
RESET_B
R_OSD
G_OSD
B_OSD
EN_OSD
7
8
9
10
11
12
13
14
SCAN_EN
TEST_EN
FCLK0
VCLK0
FCLK1
VCLK1
HSYNC_O
15
16
17
18
19
20
21
VSYNC_O
22
DCLK_OUT
23
DE_OUT
24
GND
VDD
R_OUT0_E
R_OUT1_E
R_OUT2_E
R_OUT3_E
HSYNC_X
R_OUT4_E
R_OUT5_E
R_OUT6_E
R_OUT7_E
GND
R_OUT0_O
R_OUT1_O
R_OUT2_O
R_OUT3_O
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
November, 1999
Revision B
I/O
Description
O SCL in I2C for EEPROM interface
I/O SDA in I2C for EEPROM interface
Ground
I SCL in I2C for CPU interface
I/O SDA in I2C for CPU interface
O PWM control signal (Detail description in PWM
Operation Section)
I Free Running Clock (default: 1MHz)
Power Supply
O Feedback of free Running Clock
I System Reset ( active LOW)
I OSD Color Red
I OSD Color Green
I OSD Color Blue
I OSD Mixer Enable
=0, No OSD output
=1,R_OUT[7:0]= {R_OSD repeat 8 times}
G_OUT[7:0]= {G_OSD repeat 8 times }
B_OUT[7:0]= {B_OSD repeat 8 times }
I Manufacturing test pin (NC)
I Manufacturing test pin (NC)
O Input PLL Feedback Clock
I Input Clock 0
O Output PLL Feedback Clock
I Output PLL Output Clock
O Output HSYNC (the polarity is programmable through
CPU, default is active low)
O Output VSYNC (the polarity is programmable through
CPU, default is active low)
O Output Clock to Control Panel (the polarity is
programmable through CPU)
O Output Display Enable for Panel (the polarity is
programmable through CPU, default is active HIGH)
Ground
Power Supply
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Default HSYNC generated by ASIC (active LOW)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
O Output Color Red Even Pixel (left pixel)
Ground
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
O Output Color Red Odd Pixel (right pixel)
SmartASIC Confidential
6
SmartASIC, Inc.
VDD
R_OUT4_O
R_OUT5_O
R_OUT6_O
R_OUT7_O
GND
G_OUT0_E
G_OUT1_E
G_OUT2_E
G_OUT3_E
G_OUT4_E
VDD
G_OUT5_E
G_OUT6_E
G_OUT7_E
GND
GND
G_OUT0_O
G_OUT1_O
G_OUT2_O
G_OUT3_O
VDD
G_OUT4_O
G_OUT5_O
G_OUT6_O
G_OUT7_O
GND
GND
B_OUT0_E
B_OUT1_E
B_OUT2_E
B_OUT3_E
B_OUT4_E
B_OUT5_E
B_OUT6_E
VDD
VDD
B_OUT7_E
GND
B_OUT0_O
B_OUT1_O
B_OUT2_O
B_OUT3_O
VDD
B_OUT4_O
B_OUT5_O
B_OUT6_O
B_OUT7_O
GND
R_IN00
R_IN01
R_IN02
November, 1999
Revision B
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
SD1010A
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
Power Supply
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Ground
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Power Supply
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Ground
Ground
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Power Supply
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Ground
Ground
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Power Supply
Power Supply
Output Color Blue Even Pixel (left pixel)
Ground
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Power Supply
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Ground
Channel A Data Input Color Red (LSB)
Channel A Data Input Color Red
Channel A Data Input Color Red
SmartASIC Confidential
7
SmartASIC, Inc.
R_IN03
VDD
R_IN04
R_IN05
R_IN06
R_IN07
GND
VDD
GND
G_IN00
G_IN01
G_IN02
G_IN03
VDD
G_IN04
G_IN05
ADC_CLK0
G_IN06
G_IN07
GND
VDD
GND
B_IN00
B_IN01
B_IN02
VDD
B_IN03
B_IN04
B_IN05
B_IN06
B_IN07
GND
HSYNC_I
VSYNC_I
DE_IN
VDD
November, 1999
Revision B
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
SD1010A
I
I
I
I
I
I
I
I
I
I
I
O
I
I
I
I
I
I
I
I
I
I
I
I
I
Channel A Data Input Color Red
Power Supply
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red (MSB)
Ground
Power Supply
Ground
Channel A Data Input Color Green (LSB)
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green
Power Supply
Channel A Data Input Color Green
Channel A Data Input Color Green
Sample Clock for ADC 0
Channel A Data Input Color Green
Channel A Data Input Color Green (MSB)
Ground
Power Supply
Ground
Channel A Data Input Color Blue (LSB)
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Power Supply
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue (MSB)
Ground
Input HSYNC (any polarity)
Input VSYNC (any polarity)
DE input for digital interface (reserved)
Power Supply
SmartASIC Confidential
8
SmartASIC, Inc.
SD1010A
Table 2: SD1010 pin description (sorted by function)
Symbol
R_IN00
R_IN01
R_IN02
R_IN03
R_IN04
R_IN05
R_IN06
R_IN07
G_IN00
G_IN01
G_IN02
G_IN03
G_IN04
G_IN05
G_IN06
G_IN07
B_IN00
B_IN01
B_IN02
B_IN03
B_IN04
B_IN05
B_IN06
B_IN07
PIN Number
90
91
92
93
95
96
97
98
102
103
104
105
107
108
110
111
115
116
117
119
120
121
122
123
I/O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Description
Channel A Data Input Color Red (LSB)
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red
Channel A Data Input Color Red (MSB)
Channel A Data Input Color Green (LSB)
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green
Channel A Data Input Color Green (MSB)
Channel A Data Input Color Blue (LSB)
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue
Channel A Data Input Color Blue (MSB)
HSYNC_I
VSYNC_I
DE_IN
125
126
127
I
I
I
Input HSYNC (any polarity)
Input VSYNC (any polarity)
DE input for digital interface (reserved)
ADC_CLK0
109
O
Sample Clock for ADC 0
R_OUT0_E
R_OUT1_E
R_OUT2_E
R_OUT3_E
R_OUT4_E
R_OUT5_E
R_OUT6_E
R_OUT7_E
R_OUT0_O
R_OUT1_O
R_OUT2_O
R_OUT3_O
R_OUT4_O
R_OUT5_O
R_OUT6_O
R_OUT7_O
27
28
29
30
32
33
34
35
37
38
39
40
42
43
44
45
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Even Pixel (left pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
Output Color Red Odd Pixel (right pixel)
G_OUT0_E
November, 1999
Revision B
47
O Output Color Green Even Pixel (left pixel)
SmartASIC Confidential
9
SmartASIC, Inc.
SD1010A
G_OUT1_E
G_OUT2_E
G_OUT3_E
G_OUT4_E
G_OUT5_E
G_OUT6_E
G_OUT7_E
G_OUT0_O
G_OUT1_O
G_OUT2_O
G_OUT3_O
G_OUT4_O
G_OUT5_O
G_OUT6_O
G_OUT7_O
48
49
50
51
53
54
55
58
59
60
61
63
64
65
66
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Even Pixel (left pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
Output Color Green Odd Pixel (right pixel)
B_OUT0_E
B_OUT1_E
B_OUT2_E
B_OUT3_E
B_OUT4_E
B_OUT5_E
B_OUT6_E
B_OUT7_E
B_OUT0_O
B_OUT1_O
B_OUT2_O
B_OUT3_O
B_OUT4_O
B_OUT5_O
B_OUT6_O
B_OUT7_O
69
70
71
72
73
74
75
78
80
81
82
83
85
86
87
88
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Even Pixel (left pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
Output Color Blue Odd Pixel (right pixel)
HSYNC_O
21
O
VSYNC_O
22
O
DCLK_OUT
23
O
DE_OUT
24
O
Output HSYNC (the polarity is programmable
through CPU, default is active low)
Output VSYNC (the polarity is programmable
through CPU, default is active low)
Output Clock to Control Panel (the polarity is
programmable through CPU)
Output Display Enable for Panel (the polarity is
programmable through CPU, default is active HIGH)
FCLK0
VCLK0
17
18
O
I
Input PLL Feedback Clock
Input Clock 0
FCLK1
VCLK1
19
20
O
I
Output PLL Feedback Clock
Output PLL Output Clock
ROM_SCL
ROM_SDA
1
2
CPU_SCL
4
November, 1999
Revision B
O SCL in I2C for EEPROM interface
I/O SDA in I2C for EEPROM interface
I
SCL in I2C for CPU interface
SmartASIC Confidential
10
SmartASIC, Inc.
SD1010A
I/O SDA in I2C for CPU interface
CPU_SDA
5
PWM_CTL
6
O
CLK_1M
CLK_1M_O
7
9
I
O
PWM control signal (Detail description in PWM
Operation Section)
Free Running Clock (default: 1MHz)
Feedback of free Running Clock
RESET_B
HSYNC_X
10
31
I
O
System Reset ( active LOW)
Default HSYNC generated by ASIC (active LOW)
R_OSD
G_OSD
B_OSD
EN_OSD
11
12
13
14
I
I
I
I
OSD Color Red
OSD Color Green
OSD Color Blue
OSD Mixer Enable
=0, No OSD output
=1,R_OUT[7:0]= {R_OSD repeat 8 times}
G_OUT[7:0]= {G_OSD repeat 8 times }
B_OUT[7:0]= {B_OSD repeat 8 times }
SCAN_EN
TEST_EN
15
16
I
I
Manufacturing test pin (NC)
Manufacturing test pin (NC)
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
8
26
41
52
62
76
77
84
94
100
106
113
118
128
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
Power Supply
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
3
25
36
46
56
57
67
68
79
89
99
101
112
114
124
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
November, 1999
Revision B
SmartASIC Confidential
11
SmartASIC, Inc.
November, 1999
Revision B
SD1010A
SmartASIC Confidential
12
SmartASIC, Inc.
SD1010A
3. FUNCTIONAL DESCRIPTION
The SD1010A has the following major function blocks:
1. Input mode detection and auto calibration block
2. Buffer memory and read/write control block
3. Image scaling, interpolation and dithering block
4. OSD mixer and LCD interface block
5. EEPROM interface block
6. CPU interface block
The following sections will describe the functionality of these blocks.
3.1.
Input mode detection & auto calibration block
3.1.1.
Supported input modes
SD1010A can handle up to 14 different input modes. For SD1010A, an input mode is
defined by its horizontal resolution with its vertical resolution. The input modes with
the same horizontal and vertical resolution but with different frame rates are still
considered as one single input mode. In the default EEPROM setup, SD1010A
accepts the following seven input video modes:
1.
2.
3.
4.
5.
6.
7.
640 x 350
640 x 400
720 x 400
640 x 480 (VGA)
800 x 600 (SVGA)
832 x 624 (MAC)
1024 x 768 (XGA)
Users can easily change the definitions of the acceptable input modes by adjusting the
values in the appropriate EEPROM entries. There is no frame rate restriction on the
input modes. However, since the output signal is synchronized with the input signal at
the same refresh rate, the input refresh rate has to be within the acceptable range of
the LCD panel.
The user-defined video modes can be defined by storing appropriate timing
information in the EEPROM. Detail definitions of the EEPROM entries are described
in Section 3.5.2.
November, 1999
Revision B
SmartASIC Confidential
13
SmartASIC, Inc.
3.1.2.
SD1010A
Input mode detection and frequency detection
The SD1010A can automatically detect the mode of the input signal without any user
adjustment or driver running on the PC host or external CPU. This block
automatically detects polarity of input synchronization and the sizes of back porch,
valid data window and the synchronization pulse width in both vertical and horizontal
directions. The size information is then used not only to decide the input resolution, to
generate the frequency divider for the input PLL, to lock the PLL output clock with
HSYNC, but also to automatically scale the image to full screen and to synchronize
the output signal with the input signal.
The detection logic is always active to automatically detect any changes to the input
mode. Users can manually change the input mode information at run time through the
CPU interface. Detailed operation of the CPU interface is described in Section 3.6.
“CPU Interface”.
Mode detection and frequency detection can be independently turned ON or OFF by
the external CPU. This feature allows system customers to have better control of the
mode-detection and frequency detection process. When the detection is turned OFF,
the external CPU can change the input mode and frequency definitions.
3.1.3.
Phase calibration
The SD1010A can automatically calibrate the phase of the sample clock in order to
preserve the bandwidth of the input signal and to get the best quality. The SD1010A
implements a proprietary image quality function. During the auto-calibration process,
the SD1010A continues to search for the best phase to optimize the image quality.
The output image may display some jitter and blurring during the auto-calibration
process, and the image will become crisp and sharp once the optimum phase is found.
User can change the sampling clock phase value through the external CPU. Detailed
operation of the CPU interface is described in Section 3.6. “CPU Interface”.
The phase calibration process can be delayed and even disabled by the external CPU
if the system designer wants to have his/her own implementation. The phase
calibration can be independently turned ON or OFF by the external CPU. When the
calibration is turned OFF, the external CPU can change the input mode and frequency
definitions.
3.1.4.
PWM operation
The SD1010A implements a unique algorithm to adjust the phase of the A/D
converter’s sampling clock. An external delay circuit is required to compliment the
SD1010A for the phase-calibration process. The SD1010A generates a Pulse-Width
Modulated (PWM) signal to the external delay circuit. The delay circuit should insert
a certain amount of time delay synchronization pulse based upon the width of the
PWM signal. A brief circuit diagram for the PWM is shown in Figure 3.
November, 1999
Revision B
SmartASIC Confidential
14
SmartASIC, Inc.
SD1010A
The PWM signal from the SD1010A is a periodical signal with a period that is 1023
times the period of the free-running clock connected to the pin “CLK_1M”. System
manufacturers may select any frequency for the free running clock. The default clock
frequency is 1MHz. System manufacturers also decide the unit delay for the external
delay circuit. The delay information is stored in the EEPROM. When the SD1010A
wants to delay the synchronization pulse for N units of delay, it will output the PWM
with the high time equal to (N * the period of the free-running clock), and with low
time equal to (1023-N)* the period of the free-running clock. When N=1023, the
PWM signal stays high all the time, and when N=0, the PWM signal is always low.
Figure 3: SD1010 PWM circuitry block diagram
SD1010A
PWM
Delay
Circuitry
Synchronization pulse
3.1.5.
PLL
Ref_Clk
Free Running Clock
As described in previous section, a free-running clock is needed for the SD1010A.
This clock is used for many of the SD1010A’s internal operations. PWM operation is
one of them. System manufacturers can select the frequency of the free-running clock,
and the default clock frequency is 1MHz. System manufacturers can use an oscillator
to generate the free-running clock, and feed that clock directly to the pin “CLK_1M”,
or use a crystal connecting to “CLK_1M” and “CLK_1M_O”.
3.2.
Buffer memory and read/write control block
The SD1010A uses internal buffer memory to store a portion of the input image for
image scaling and output synchronization. No external memory buffer is needed for
the SD1010A. The write control logic ensures the input data are stored into the right
area of the buffer memory, and the read control logic is responsible to fetch the data
from the buffer memory from the correct area and at the correct timing sequence.
With the precise timing control of the write and read logic, the output image is
appropriately scaled to the full screen, and the output signal is perfectly synchronized
with the input signals.
November, 1999
Revision B
SmartASIC Confidential
15
SmartASIC, Inc.
3.3.
SD1010A
Image scaling, interpolation and dithering block
The SD1010A supports both automatic image scaling and interpolation.
3.3.1.
Image scaling
The SD1010A supports several different input modes, and the input image may have
different sizes. It is essential to support automatic image scaling so that the input
image is always displayed to the full screen regardless the input mode. The SD1010A
scales the images in both horizontal and vertical directions. It calculates the correct
scaling ratio for both directions based upon the LCD panel resolution and the input
mode and timing information produced by the “Input mode detection & auto
calibration” block. The scaling ratio is re-adjusted whenever a different input mode is
detected. The ratio is then fed to the buffer memory read control logic to fetch the
image data with the right sequence and timing. Some of the image data may be read
more than once to achieve the scaling effect.
3.3.2.
Image interpolation
The SD1010A supports image interpolation to achieve better image quality. A basic
image scaling algorithm replicates the input images to achieve the scaling effect. The
replication scheme usually results in a poor image quality. The SD1010A implements
a proprietary interpolation algorithm to improve the image quality. The programmable
interpolation is implemented with a 256-entry mapping table in the EEPROM to allow
system users to adjust the bi-linear interpolation parameters to control the sharpness
and smoothness quality of the image. In the default setting, the mapping table
contains a straight line of slope equal to 1, i.e. the data in entry N equal to the value
N. If the mapping table contains a line of slope equal to 2, then the output image will
be a bit sharper than the image generated by a table with the default setting. Through
an external microcontroller, users can chose among different interpolation algorithm.
3.3.3.
Dithering
The SD1010A supports 16.7 million true colors for a 6-bit panel. Two dithering
algorithms are implemented and users can chose between them through the external
microcontroller. The first one is area-based dithering, and the second one is a framebased frame modulation, which also is called frame rate control. Through the external
microcontroller, users can choose among different dithering algorithms.
3.3.4.
Text Enhancement
In order to generate a good picture, the SD1010A incorporate a proprietary scheme to
detect text and non-text picture. Then applying the appropriate process to improve the
text image based on the detection of incoming source. By using the text enhancement
November, 1999
Revision B
SmartASIC Confidential
16
SmartASIC, Inc.
SD1010A
function correctly, the text image will look more pleasant and near perfect after scaled
up or down. Users can achieve a preferred image by changing the settings in “text
control” register.
3.3.5.
Sharpness Enhancement
No matter how many times the original image got enlarged or shrunk by the internal
interpolator. With the embedded powerful DSP arrays, SD1010A always can enhance
the overall image sharpness (edge) to different degree for the various requirements.
The sharpness can be adjusted bi-directionally which means either going sharper or
softer to certain point set by the user. It’s easy to activate the sharpness enhancement
by program “sharpness control” register.
3.4.
OSD mixer and LCD interface
At the output stage, the SD1010A performs the OSD mixer function, and then
generates the 24-bit / 48-bit RGB signal to the LCD panel with the correct timing.
3.4.1.
OSD mixer
In the OSD mixer block, the SD1010A mixes the normal output RGB signal with the
OSD signal. The OSD output data is generated based on the “R_OSD”, “G_OSD” and
“B_OSD” pins as well as the “OSD Intensity” data in EEPROM entry. When the
“EN_OSD” is active high, the OSD is active, and the SD1010A will send the OSD
data to the LCD panel. The OSD has 16 different color schemes based on the
combinations of the three OSD color pins and the “OSD Intensity” data. When
R_OSD=1, and OSD_Intensity=0, the SD1010A will output 128 to the output red
channel, R_OUT. When R_OSD=1 and OSD_Intensity=1, the SD1010A will output
255. The same scheme is used for G_OSD to G_OUT and for B_OSD to B_OUT.
As part of the mixer control function, the SD1010A implements three mixing control
registers, “OSD R Weight” (38H), “OSD G Weight”(39H), and “OSD B Weight”
(3AH). The mixing equation is shown below:
R_OUT = (R_OSD) * (OSD R Weight/255) + R * (1 - OSD R Weight/255)
G_OUT = (G_OSD) * (OSD G Weight/255) + G * (1 - OSD G Weight/255)
B_OUT = (B_OSD) * (OSD B Weight/255) + B * (1 - OSD B Weight/255)
When the weight is 255, the OSD output will overlay on top of the normal output.
When the weight is 0, the OSD output is disabled.
November, 1999
Revision B
SmartASIC Confidential
17
SmartASIC, Inc.
3.4.2.
SD1010A
LCD interface
The SD1010A support both 24- and 48-bit RGB interfaces with XGA LCD panels
from various panel manufacturers. The LCD panel resolution and timing information
is stored in the external EEPROM. The information in the EEPROM includes timing
related to the output back porch, synchronization pulse width and valid data window.
The timing information is used to generate the frequency divider for the output PLL,
to lock the PLL output clock with HSYNC for the LCD data clock, and to
synchronize the output VSYNC and input VSYNC.
3.5.
EEPROM interface
As mentioned in previous sections, the external EEPROM stores crucial information
for the SD1010A internal operations. The SD1010A interfaces with the EEPROM
through a 2-wire serial interface. The suggested EEPROM device is an industry
standard serial-interface EEPROM (24x08). The 2-wire serial interface scheme is
briefly described here and a detailed description can be found in public literature.
3.5.1.
2-wire serial interface
The 2-wire serial interface uses 2 wires, SCL and SDA. The SCL is driven by the
SD1010A and used mainly as the sampling clock. The SDA is a bi-directional signal
and used mainly as a data signal. Figure 4 shows the basic bit definitions of the 2-wire
serial interface.
The 2-wire serial interface supports random and sequential read operations. Figures 5
and 6 show the data sequences for random read and sequential read operations.
November, 1999
Revision B
SmartASIC Confidential
18
SmartASIC, Inc.
SD1010A
Figure 4: START, STOP AND DATA Definitions in 2-wire serial interface
SDA
SCL
DATA
STABLE
START
DATA
CHANGE
November, 1999
Revision B
STOP
DATA
CHANGE
SmartASIC Confidential
19
SmartASIC, Inc.
SD1010A
Figure 5: Data sequence for read access (both single and multiple bytes)
S
T
A
R
T
DEVICE
ADDRESS
[6:0]
M
S
B
B
I
T
6
W
R A
I C
T K
E
L
S R
B /_
W
B
I
T
0
November, 1999
Revision B
WORD
ADDRESS
[5:0]
A
C
K
S
T
O
P
S
T
A
R
T
R A
E C
A K
D
DEVICE
ADDRESS
[6:0]
S
A T
C O
K P
DATA READ
M
S
B
M
S
B
L
S
B
M
S
B
L
S
B
B
I
T
B
I
T
B
I
T
7
6
B
I
T
0
B
I
T
0
SmartASIC Confidential
7
20
SmartASIC, Inc.
SD1010A
Figure 6: Data sequence for write access (both single and multiple bytes)
S
T
A
R
T
W
R A
I C
T K
E
DEVICE
ADDRESS
[6:0]
WORD
ADDRESS
[5:0]
A
C
K
A
C
K
DATA n
S
T
A O
C
P
K
DATA n+x
M
S
B
L
R
S
/_
B
W
M
S
B
M
S
B
L
S
B
M
S
B
L
S
B
B
I
T
B
I
T
0
B
I
T
B
I
T
B
I
T
7
7
B
I
T
0
B
I
T
0
6
3.5.2.
7
EEPROM Contents
The contents of EEPROM are primarily dependent on the specifications of the LCD
panel. SmartASIC provides suggested EEPROM contents for LCD panels from
various panel manufacturers. The section presents all the entries in the EEPROM, and
briefly describes their definitions. This allows the system manufacturers to have their
own EEPROM contents to distinguish their monitors.
The EEPROM contents can be partitioned into 15 parts. The first 14 parts are input
mode dependent. When the SD1010A detects the input mode, it will then load the
information related to the detected mode from the EEPROM. The information in the
15th part is mainly for input mode detection as well as some threshold values for error
status indicators.
In the default setting, the SD1010A is set to recognize the following seven modes:
640x350, 640x400, 720x400, 640x480, 800x600, 832x624, and 1024x768 modes.
Then the EEPROM will be partitioned as follows:
November, 1999
Revision B
SmartASIC Confidential
21
SmartASIC, Inc.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
SD1010A
Part 1: mode 1: 640x350 mode (in default setting)
Part 2: mode 2: 640x400 mode (in default setting)
Part 3: mode 3: 720x400 mode (in default setting)
Part 4: mode 4: 640x480 mode (in default setting)
Part 5: mode 5: 800x600 mode (in default setting)
Part 6: mode 6: 832x624 mode (in default setting)
Part 7: mode 7: 1024x768 mode (in default setting)
Part 8: mode 8
Part 9: mode 9
Part 10: mode 10
Part 11: mode 11
Part 12: mode 12
Part 13: mode 13
Part 14: mode 14
Part 15: input mode detection and scaling related parameters
November, 1999
Revision B
SmartASIC Confidential
22
SmartASIC, Inc.
SD1010A
Part 1-14: Input Mode Dependent Data
Symbol
Width
(bits)
VPW
11
VBP
11
VBP Source
11
Target Skip
Pixel
VSIZE
11
HPW
11
HBP
11
HSIZE
11
HTOTAL
11
HTOTAL
Source
Line
Expansion
12
4
Address
For
640x350
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H
11H
12H
13H
14H [6:3]
Pixel
Expansion
3
14H [2:0]
H. Fog Factor
H. Fog Factor
V. Fog Factor
V. Fog Factor
Minimum
Input lines
[10:8]
Maximum
Input pixels
[10:8]
Minimum
input lines
[7:0]
8
8
8
8
15H[7:0]
16H[7:0]
17H[7:0]
18H[7:0]
3
19H[6:4]
LCD total number of clocks per line (source equivalent) =
HTOTAL/Line Expansion
Vertical source-to-destination scaling factor
0:
one-to-one expansion (no expansion)
1-15: expansion ratio other than one-to-one (expansion)
Horizontal source-to-destination scaling factor
0: one-to-one expansion (no expansion)
1-7: expansion ratio other than one-to-one (expansion)
Horizontal fogging factor high byte
Horizontal fogging factor low byte
Vertical fogging factor high byte
Vertical fogging factor low byte
Upper 3 bits of minimum input
lines
3
19H[2:0]
Upper 3 bits of maximum input
pixels
8
1AH
Maximum
input pixels
[7:0]
Source
HSIZE[10:8]
Source
8
1BH
3
1CH [6:4]
Source horizontal size upper 3 bits
3
1CH [2:0]
Source vertical size upper 3 bits
November, 1999
Revision B
11
Description
LCD VSYNC pulse width
LCD VSYNC back porch (including VPW)
LCD VSYNC back porch (source equivalent)
= VBP * Line Expansion and round up
If VBP can not be converted into source evenly, the
leftover is converted into number of pixels
LCD number of lines
LCD HSYNC pulse width
LCD HSYNC back porch (including HPW)
LCD number of columns
LCD total number of pixels per line including all porches
Minimum input lines =
(VSIZE + VBP)* Line Expansion
When the input has fewer lines than this value, it is
considered as an ERROR, and INPUT_X status bit will be
HIGH.
Maximum input pixels per line. Auto clock recovery will
not set input PLL divisor larger than this value.
SmartASIC Confidential
23
SmartASIC, Inc.
VSIZE[10:8]
Source
HSIZE[7:0]
Source
VSIZE[7:0]
Check sum
SD1010A
8
1DH
Source horizontal size lower 8 bits
8
1EH
Source vertical size lower 8 bits
8
1FH
Sum of above 31 bytes (keep lower 8 bits only)
Mode
640x400
Address Range
20H
3FH
40H
5FH
60H
7FH
80H
9FH
A0H
BFH
C0H
DFH
E0H
FFH
100H
11FH
120H
13FH
140H
15FH
160H
17FH
180H
19FH
1A0H
1BFH
720x400
640x480
800x600
832x624
1024x768
User define
Mode 1
User define
Mode 2
User define
Mode 3
User define
Mode 4
User define
Mode 5
User define
Mode 6
User define
Mode 7
Part 15: Input Mode Detection Data
Symbol
Control byte 0
Width
(bits)
8
Control byte 1
8
November, 1999
Revision B
Address
Description
200H
Bit 6 – bit 0 : device ID for external CPU access
Bit 7: fixed at 1 (reserved)
201H
Bit0: 0: disable automatic input gain control
1: enable automatic input gain control
Bit1: 0: enable input H/V SYNC polarity control
(make input SYNC positive polarity)
1: bypass input H/V SYNC polarity control
Bit2: fixed at 0 (reserved)
SmartASIC Confidential
24
SmartASIC, Inc.
Control byte 2
8
Mode 640x350
Sync Polarity
Res0 threshold
[10:8]
Res0 threshold
[7:0]
Mode 640x400
Sync Polarity
Res1 threshold
[10:8]
Res1 threshold
[7:0]
Mode 720x400
Sync Polarity
Res2 threshold
[10:8]
Res2 threshold
[7:0]
Mode 640x480
Sync Polarity
Res3 threshold
[10:8]
Res3 threshold
[7:0]
Mode 800x600
Sync Polarity
Res4 threshold
[10:8]
Res4 threshold
[7:0]
Mode 832x624
Sync Polarity
Res5 threshold
2
November, 1999
Revision B
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
SD1010A
202H
Bit3: fixed at 0 (reserved)
Bit4: 0: YUV input format is unsigned (128 offset)
1: YUV input format is signed
Bit5: 0: RGB input for video mode
1: YUV input for video mode
Bit6: 0: disable video input
1: enable video input
Bit7: 0: disable decimation support
1: enable decimation
Bit 0: 0: don’t invert input odd/even field indicator
1: invert input odd/even field indicator
Bit 1: fixed at 0 (reserved)
Bit 2: 0: disable BY2 for auto calibration
1: enable BY 2 for auto calibration
Bit 3: 0: disable BY4 for auto calibration
1: enable BY 4 for auto calibration
Bit 4: 0: disable BY8 for auto calibration
1: enable BY 8 for auto calibration
Bit7-5: output clock phase adjustment, larger number
gives larger phase delay.
203H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
203H[2:0] Upper bound of the line number for 640x350 mode
204H
Upper bound of the line number for 640x350 mode, and
lower bound for 640x400
205H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
205H[2:0] Upper bound of the line number for 640x400 mode
206H
Upper bound of the line number for 640x400 mode, and
lower bound for 720x400
207H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
207H[2:0] Upper bound of the line number for 720x400 mode
208H
Upper bound of the line number for 720x400 mode, and
lower bound for 640x480
209H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
209H[2:0] Upper bound of the line number for 640x480 mode
20AH
Upper bound of the line number for 640x480 mode, and
lower bound for 800x600
20BH[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
20BH[2:0] Upper bound of the line number for 800x600 mode
20CH
Upper bound of the line number for 800x600 mode, and
lower bound for 832x624
20DH[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
20DH[2:0] Upper bound of the line number for 832x624 mode
SmartASIC Confidential
25
SmartASIC, Inc.
[10:8]
Res5 threshold
[7:0]
Mode 1024x768
Sync Polarity
Res6 threshold
[10:8]
Res6 threshold
[7:0]
Reserve mode 1
Sync Polarity
Reserve mode 1
Res threshold [10:8]
Reserve mode 1
Res threshold [7:0]
Reserve mode 2
Sync Polarity
Reserve mode 2
Res threshold [10:8]
Reserve mode 2
Res threshold [7:0]
Reserve mode 3
Sync Polarity
Reserve mode 3
Res threshold [10:8]
Reserve mode 3
Res threshold [7:0]
Reserve mode 4
Sync Polarity
Reserve mode4
Res threshold [10:8]
Reserve mode4
Res threshold [7:0]
Reserve mode 5
Sync Polarity
Reserve mode 5
Res threshold [10:8]
Reserve mode 5
Res threshold [7:0]
Reserve mode 6
Sync Polarity
Reserve mode 6
Res threshold [10:8]
Reserve mode 6
Res threshold [7:0]
Reserve mode 7
Sync Polarity
Reserve mode 7
Res threshold [10:8]
Reserve mode 7
Res threshold [7:0]
Enable SYNC
Check
November, 1999
Revision B
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
14
SD1010A
20EH
Upper bound of the line number for 832x624 mode, and
lower bound for 1024x768
20FH[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
20FH[2:0] Upper bound of the line number for 1024x768 mode
210H
Upper bound of the line number for 1024x768 mode.
211H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
211H[2:0] Resolution threshold for reserve mode 1
212H
Resolution threshold for reserve mode 1.
213H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
213H[2:0] Resolution threshold for reserve mode 2
214H
Resolution threshold for reserve mode 2.
215H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
215H[2:0] Resolution threshold for reserve mode 3
216H
Resolution threshold for reserve mode3.
217H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
217H[2:0] Resolution threshold for reserve mode 4
218H
Resolution threshold for reserve mode 4
219H[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
219H[2:0] Resolution threshold for reserve mode 5
21AH
Resolution threshold for reserve mode 5
21BH[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
21BH[2:0] Resolution threshold for reserve mode 6
21CH
Resolution threshold for reserve mode 6
21DH[5:4] The polarity of input synchronization signals.
Bit 0 is for VSYNC and bit 1 is for HSYNC
21DH[2:0] Resolution threshold for reserve mode 7
21EH
Resolution threshold for reserve mode 7
21FH-220H Enable SYNC polarity check during input mode
detection.
1: enable SYNC polarity based mode detection
SmartASIC Confidential
26
SmartASIC, Inc.
SD1010A
0: disable SYNC polarity based mode detection
bit 0: 640x350
bit 1: 640x400
bit 2: 720x400
bit 3: 640x480
bit 4: 800x600
bit 5: 832x624
bit 6: 1024x768 bit 7: res mode1
bit 8: res mode2
bit 9: res mode3 bit 10: res mode4
bit 11: res mode5
bit 12: res mode6 bit 13: res mode7
The maximum vertical back porch for input video
Set to all 0 or all 1 (reserved)
Low water mark for valid data.
If the data is smaller than this threshold, it is considered
LOW internally
High water mark for valid data.
If the data is larger than this threshold, it is considered
HIGH internally
Minimum difference between the data value of two
adjacent pixels to be considered as an edge
Selects different operation modes of internal phase
calibration. The selection criterion is as follows:
0: when input video signal has large overshot,
it results in longest calibration time
1: when input video signal has median overshot,
it results in long calibration time
2: when input video signal has normal overshot,
it results in normal calibration time
(recommended)
3: when input video signal has no overshot,
it results in shortest calibration time
The unit delay used in the external PWM delay circuitry.
If the free-running clock is 1MHz, and the intended unit
delay is 0.2 ns (= 5,000MHz), then a value of
5,000MHz/1MHz = 5,000 is used here.
Maximum time when input VSYNC is off before the
LINK_DWN pin turns ON (unit: clock period of the free
running clock). If the free-running clock is 1MHz, and the
intended maximum time is 1 second, then a value of
1,000,000 µs/ 1 µs = 1,000,000 is used here.
Maximum refresh rate supported by the LCD panel.
If the intended maximum refresh rate is 75Hz, and the
free-running clock is 1MHz, then a value of
1000000/75=133,333 is used here
Maximum source clock rate supported by the SD1010
(unit: frequency of free-running clock).
If the intended maximum clock rate is 60MHz, and the
free-running clock is 1MHz, then a value of 60 is used
here.
If the input signal has a higher frequency than this value,
the VCLK0_X status bit will turn ON.
Minimum number of pixels per line for LCD panel
Maximum VBP
Reserved Entries
Data low threshold
8
8
8
221H
222H-255H
256H
Data high threshold
8
257H
Edge threshold
8
258H
Calibration mode
2
259H [1:0]
PWM unit delay
16
25AH-25BH
Maximum link off time
22
25CH-25EH
Maximum refresh rate
16
25FH-260H
Maximum input
frequency
8
261H
Minimum pixels per line
for LCD
LCD polarity
11
262H-263H
4
264H[3:0] Controls the polarity of output VSYNC,
HSYNC, clock and display enable:Bit0: 0: clock
active high, 1: clock active low
Bit1: 0: HSYNC active low, 1: HSYNC active high
Bit2: 0: VSYNC active low, 1: VSYNC active high
November, 1999
Revision B
SmartASIC Confidential
27
SmartASIC, Inc.
Output enable for output
pin 51-54, 56-59, 61-64,
66-69, 71-74, 76-79, 8184, 86-89, 91-97, 99,
101-104, 106-109
Driving
capability
control for output pin
51-54, 56-59, 61-64, 6669, 71-74, 76-79, 81-84,
86-89, 91-97, 99, 101104, 106-109
1
Output enable for output
pin 49 (DE)
1
Driving
capability
control for output pin 49
(DE)
3
Output enable for output
pin 46 (HSYNC_O)
1
Driving
capability
control for output pin 46
(HSYNC_O)
3
Output enable for output
pin 49 (VSYNC_O)
1
Driving
capability
control for output pin 49
(VSYNC_O)
3
Output enable for output
pin 46 (DCLK_OUT)
1
Driving
capability
control for output pin 46
(DCLK_OUT)
3
November, 1999
Revision B
3
SD1010A
265H[3]
Bit4: 0: de active high, 1: de active low
Enable for programmable output pad:
1: output is enabled
0: output is tri-state
265H[2:0] 0: 2mA
1: 6mA
2: 6mA
3: 10mA
4: 4mA
5: 8mA
6: 8mA
7: 12mA
266H[7] Enable for programmable output pad:
1: output is enabled
0: output is tri-state
266H[6:4] 0: 2mA
1: 6mA
2: 6mA
3: 10mA
4: 4mA
5: 8mA
6: 8mA
7: 12mA
266H[3] Enable for programmable output pad:
1: output is enabled
0: output is tri-state
266H[2:0] 0: 2mA
1: 6mA
2: 6mA
3: 10mA
4: 4mA
5: 8mA
6: 8mA
7: 12mA
267H[7] Enable for programmable output pad:
1: output is enabled
0: output is tri-state
267H[6:4] 0: 2mA
1: 6mA
2: 6mA
3: 10mA
4: 4mA
5: 8mA
6: 8mA
7: 12mA
267H[3] Enable for programmable output pad:
1: output is enabled
0: output is tri-state
267H[2:0] 0: 2mA
1: 6mA
2: 6mA
3: 10mA
4: 4mA
SmartASIC Confidential
28
SmartASIC, Inc.
Extension right
4
Extension left
4
Extension down
2
Gamma_format0
24
Gamma_format1
24
Gamma_th0_r
Gamma_th1_r
Gamma_th2_r
Gamma_th3_r
Gamma_th4_r
Gamma_th5_r
Gamma_th6_r
Gamma_th0_g
Gamma_th1_g
Gamma_th2_g
Gamma_th3_g
Gamma_th4_g
Gamma_th5_g
Gamma_th6_g
Gamma_th0_b
Gamma_th1_b
Gamma_th2_b
Gamma_th3_b
Gamma_th4_b
Gamma_th5_b
Gamma_th6_b
Gamma_scale0_r
Gamma_scale1_r
Gamma_scale2_r
Gamma_scale3_r
Gamma_scale4_r
Gamma_scale5_r
Gamma_scale6_r
Gamma_scale7_r
Gamma_scale0_g
Gamma_scale1_g
Gamma_scale2_g
Gamma_scale3_g
Gamma_scale4_g
Gamma_scale5_g
November, 1999
Revision B
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
SD1010A
5: 8mA
6: 8mA
7: 12mA
268H[7:4] Numbers of pixels extended right for support of non-full
screen expansion for secondary resolution to avoid
exceeding panel specification
268H[3:0] Numbers of pixels extended left for support of non-full
screen expansion for secondary resolution to avoid
exceeding panel specification
269H[1:0] Numbers of lines extended down for support of non-full
screen expansion for secondary resolution to avoid
exceeding panel specification
26AH-26CH 26AH: gamma_format0_red
26BH: gamma_format0_green
26CH: gamma_format0_blue
26DH-26FH 26DH: gamma_format1_red
26EH: gamma_format1_green
26FH: gamma_format1_blue
270H
Gamma_threshold0 for red
271H
Gamma_threshold1 for red
272H
Gamma_threshold2 for red
273H
Gamma_threshold3 for red
274H
Gamma_threshold4 for red
275H
Gamma_threshold5 for red
276H
Gamma_threshold6 for red
277H
Gamma_threshold0 for green
278H
Gamma_threshold1 for green
279H
Gamma_threshold2 for green
27AH
Gamma_threshold3 for green
27BH
Gamma_threshold4 for green
27CH
Gamma_threshold5 for green
27DH
Gamma_threshold6 for green
27EH
Gamma_threshold0 for blue
27FH
Gamma_threshold1 for blue
280H
Gamma_threshold2 for blue
281H
Gamma_threshold3 for blue
282H
Gamma_threshold4 for blue
283H
Gamma_threshold5 for blue
284H
Gamma_threshold6 for blue
285H
Gamma_scalefactor0 for red
286H
Gamma_scalefactor1 for red
287H
Gamma_scalefactor2 for red
288H
Gamma_scalefactor3 for red
289H
Gamma_scalefactor4 for red
28AH
Gamma_scalefactor5 for red
28BH
Gamma_scalefactor6 for red
28CH
Gamma_scalefactor7 for red
28DH
Gamma_scalefactor0 for green
28EH
Gamma_scalefactor1 for green
28FH
Gamma_scalefactor2 for green
290H
Gamma_scalefactor3 for green
291H
Gamma_scalefactor4 for green
292H
Gamma_scalefactor5 for green
SmartASIC Confidential
29
SmartASIC, Inc.
Gamma_scale6_g
Gamma_scale7_g
Gamma_scale0_b
Gamma_scale1_b
Gamma_scale2_b
Gamma_scale3_b
Gamma_scale4_b
Gamma_scale5_b
Gamma_scale6_b
Gamma_scale7_b
Gamma_offset0_r
Gamma_offset1_r
Gamma_offset2_r
Gamma_offset3_r
Gamma_offset4_r
Gamma_offset5_r
Gamma_offset6_r
Gamma_offset7_r
Gamma_offset0_g
Gamma_offset1_g
Gamma_offset2_g
Gamma_offset3_g
Gamma_offset4_g
Gamma_offset5_g
Gamma_offset6_g
Gamma_offset7_g
Gamma_offset0_b
Gamma_offset1_b
Gamma_offset2_b
Gamma_offset3_b
Gamma_offset4_b
Gamma_offset5_b
Gamma_offset6_b
Gamma_offset7_b
Check sum
3.6.
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
SD1010A
293H
294H
295H
296H
297H
298H
299H
29AH
29BH
29CH
29DH
29EH
29FH
2A0H
2A1H
2A2H
2A3H
2A4H
2A5H
2A6H
2A7H
2A8H
2A9H
2AAH
2ABH
2ACH
2ADH
2AEH
2AFH
2B0H
2B1H
2B2H
2B3H
2B4H
2B5H
Gamma_scalefactor6 for green
Gamma_scalefactor7 for green
Gamma_scalefactor0 for blue
Gamma_scalefactor1 for blue
Gamma_scalefactor2 for blue
Gamma_scalefactor3 for blue
Gamma_scalefactor4 for blue
Gamma_scalefactor5 for blue
Gamma_scalefactor6 for blue
Gamma_scalefactor7 for blue
Gamma_offset0 for red
Gamma_offset1 for red
Gamma_offset2 for red
Gamma_offset3 for red
Gamma_offset4 for red
Gamma_offset5 for red
Gamma_offset6 for red
Gamma_offset7 for red
Gamma_offset0 for green
Gamma_offset1 for green
Gamma_offset2 for green
Gamma_offset3 for green
Gamma_offset4 for green
Gamma_offset5 for green
Gamma_offset6 for green
Gamma_offset7 for green
Gamma_offset0 for blue
Gamma_offset1 for blue
Gamma_offset2 for blue
Gamma_offset3 for blue
Gamma_offset4 for blue
Gamma_offset5 for blue
Gamma_offset6 for blue
Gamma_offset7 for blue
Sum of all part 9 bytes (keep only lower 8 bit)
CPU interface
The SD1010A supports a 2-wire serial interface to an external CPU. The interface
allows the external CPU to access and modify control registers inside the SD1010A.
The 2-wire serial interface is similar to the EEPROM interface, and the CPU is the
host that drives the SCL all the time as the clock and for “start” and “stop” bits. The
SCL frequency can be as high as 5MHz. The SDA is a bi-directional data wire. This
interface supports random and sequential write operations for the CPU to modify one
or multiple control registers, and random and sequential read operations for the CPU
to read all or part of the control registers.
November, 1999
Revision B
SmartASIC Confidential
30
SmartASIC, Inc.
SD1010A
The default device ID for the SD1010A is fixed “1111111”. The device ID can be
programmed through EEPROM entry 200H bit 0 through bit 6. This avoids any
conflict with other 2-wire serial devices on the same bus.
The following table briefly describes the SD1010A control registers. The external
CPU can read these registers to know the state of the SD1010A as well as the result of
input mode detection and phase calibration. The external CPU can modify these
control registers to disable several SD1010A features and force the SD1010A into a
particular state. When the CPU modifies the control registers, the new data will be
first stored in a set of shadow registers, and then copied into the actual control
registers when the “CPU Control Enable” bit is set. When the “CPU Control Enable”
bit is set, the external CPU will retain control and the SD1010A will not perform the
auto mode detection and auto calibration.
The external CPU is able to adjust the size of the output image and move the output
image up and down by simply changing the porch size and pixel and line numbers of
the input signal. These adjustments can be tied to the external user control button on
the monitor.
A set of four control registers are used to generate output signal when there is no input
signal available to the SD1010A or the input signal is beyond the acceptable ranges.
This operation mode is called standalone mode, which is very important for the end
users when they accidentally select an input mode beyond the acceptable range of the
SD1010A or when the input cable connection becomes loose for any reason. System
manufacturers can display appropriate OSD warning messages on the LCD panel to
notify the users about the problem.
Table 3: SD1010A Control Registers
Symbol
VBP Source
VSIZE Source
VTOTAL Source
HBP Source
HSIZE Source
HTOTAL Source
Mode Source
November, 1999
Revision B
Width
11
11
11
11
11
11
4
Mode
RW
RW
RW
RW
RW
RW
RW
Address
0H-1H
2H-3H
4H-5H
6H-7H
8H-9H
AH-BH
CH[3:0]
Description
Input VSYNC back porch (not include pulse width)
Input image lines per frame
Input total number of lines including porches
Input HSYNC back porch (not include pulse width)
Input image pixels per line
Input total number of pixels per line including porches
Input video format
0: 640x350
1: 640x400
2: 720x400
3: 640x480
4: 800x600
5: 832x624
6: 1024x768
7: user defined mode 1
8: user defined mode 2
9: user defined mode 3
10: user defined mode 4
SmartASIC Confidential
31
SmartASIC, Inc.
Clock Phase Source
VPW standalone
VTOTAL standalone
HPW standalone
HTOTAL standalone
Disable auto
calibration for mode
640x350
Delay auto
calibration for mode
640x350
Disable auto
calibration for mode
640x400
Delay auto
calibration for mode
640x400
Disable auto
calibration for mode
720x400
Delay auto
calibration for mode
720x400
Disable auto
calibration for mode
640x480
Delay auto
calibration for mode
640x480
Disable auto
calibration for mode
800x600
Delay auto
calibration for mode
800x600
Disable auto
calibration for mode
832x624
Delay auto
calibration for mode
832x624
Disable auto
calibration for mode
1024x768
Delay auto
calibration for mode
1024x768
Disable auto
calibration for mode
INVALID
November, 1999
Revision B
SD1010A
10
11
11
11
11
1
RW
RW
RW
RW
RW
RW
DH-EH
FH-10H
11H-12H
13H-14H
15H-16H
17H[7]
15
RW
17H[6:0]18H
1
RW
19H[7]
15
RW
1
RW
15
RW
1
RW
15
RW
1
RW
15
RW
1
RW
15
RW
1
RW
15
RW
1
RW
11: user defined mode 5
12: user defined mode 6
13: user defined mode 7
14-15: error
Input sampling clock phase
For standalone mode, the pulse width of VSYNC
For standalone mode, total number of line per frame
For standalone mode, HSYNC active time in µs
For standalone mode, HSYNC cycle time in µs
Disable auto calibration for this mode:
1: disable
0: enable
The number of frames need to be skipped before
starting auto calibration for this mode
Disable auto calibration for this mode:
1: disable
0: enable
19H[6:0]- The number of frames need to be skipped before
1AH
starting auto calibration for this mode
1BH[7]
Disable auto calibration for this mode:
1: disable
0: enable
1BH[6:0]- The number of frames need to be skipped before
1CH
starting auto calibration for this mode
1DH[7]
Disable auto calibration for this mode:
1: disable
0: enable
1DH[6:0]- The number of frames need to be skipped before
1EH
starting auto calibration for this mode
1FH[7]
Disable auto calibration for this mode:
1: disable
0: enable
1FH[6:0]- The number of frames need to be skipped before
20H
starting auto calibration for this mode
21H[7]
Disable auto calibration for this mode:
1: disable
0: enable
21H[6:0]- The number of frames need to be skipped before
22H
starting auto calibration for this mode
23H[7]
Disable auto calibration for this mode:
1: disable
0: enable
23H[6:0]- The number of frames need to be skipped before
24H
starting auto calibration for this mode
25H[7]
Disable auto calibration for this mode:
1: disable
0: enable
SmartASIC Confidential
32
SmartASIC, Inc.
SD1010A
Delay auto
calibration for mode
INVALID
Bypass Sync Polarity
15
RW
25[6:0]- The number of frames need to be skipped before
26H
starting auto calibration for this mode
1
RW
27H[7]
Dithering Enable
1
RW
28H[7]
Frame Modulation
Enable
1
RW
28H[6]
Horizontal
Interpolation Enable
1
RW
28H[5]
Vertical Interpolation
Enable
1
RW
28H[4]
Horizontal Rounding
Enable
1
RW
28H[3]
Vertical Rounding
Enable
1
RW
28H[2]
Horizontal Table
Lookup Enable
1
RW
28H[1]
Vertical Table
Lookup Enable
1
RW
28H[0]
HSYNC Threshold
Enable
1
RW
29H[4]
OSD Intensity
1
RW
29H[3]
Load ALL EEPROM
1
RW
29H[2]
Load Mode
Dependent EEPROM
1
RW
29H[1]
CPU control enable
1
RW
29H[0]
Status 0
8
R
2AH
November, 1999
Revision B
Bypass Input SYNC polarity detection (default 0):
1: bypass input SYNC polarity detection
0: detect input SYNC polarity and make them negative
polarity
Enable dithering for 6-bit panel (default 0):
1: enable dithering
0: disable dithering
*also check register Control_C[6]
Enable frame modulation for 6-bit panel (default 0):
1: enable frame modulation
0: disable frame modulation
*also check register Control_B[5] and Control_B[7]
Enable horizontal interpolation (default 0):
1: enable horizontal interpolation
0: disable horizontal interpolation
Enable vertical interpolation (default 0):
1: enable vertical interpolation
0: disable vertical interpolation
Enable horizontal rounding (default 0):
1: enable horizontal rounding
0: disable horizontal rounding
Enable vertical rounding (default 0):
1: enable vertical rounding
0: disable vertical rounding
Enable horizontal Table Lookup (default 0):
1: enable horizontal Table Lookup
0: disable horizontal Table Lookup
Enable vertical Table Lookup (default 0):
1: enable vertical Table Lookup
0: disable vertical Table Lookup
Enable detection of short lines (IBM panel only,
default 0):
1: Enable such detection
0: disable such detection
OSD intensity selection:
0: half intensity
1: full intensity
Should be kept low most of the time. A high pulse will
force SD1010 to reload all EEPROM entries
Should be kept low most of the time. A high pulse will
force SD1010 to reload mode dependent EEPROM
entries
External CPU control enable:
0: disable external CPU control. SD1010 can write
control registers, but CPU only read control registers.
1: enable external CPU control. CPU can read/write
control registers.
SD1010 cannot write control
registers
Read only internal status registers:
1: indicate error status
0: indicate normal status
SmartASIC Confidential
33
SmartASIC, Inc.
Status 1
4
R
Control_A
8
RW
Control_B
8
RW
SD1010A
Bit 0: EEPROM vertical lookup table loading
Bit 1: EERPOM horizontal lookup table loading
Bit 2: EEPROM mode dependent entries loading
Bit 3: EEPROM calibration entries loading
Bit 4: input has too few lines
Bit 5: no input video
Bit 6: input data clock is too fast
Bit 7: refresh rate exceed LCD panel specification
2BH[3:0] Internal auto calibration state
0: Idle State
1-4: Loading EEPROM data
5-9: Frequency Calibration State (Auto Frequency
Calibration will be done after state 9)
10: Phase Calibration State (Auto Phase Calibration
will
be
done
after
state
10)
11: Adjust Horizontal Back Porch state
12: Phase Tracking state
2CH[7:0] Control Register A:
0 – disable
1 – enable
default is 00H
Bit 0: Horizontal Interpolation Offset Enable
Bit 1: Vertical Interpolation Offset Enable
Bit 2: Horizontal Interpolation Fraction Reset Enable
Bit 3: Vertical Interpolation Fraction Reset Enable
Bit 4: Horizontal Interpolation Integer Increment
Enable
Bit 5: Vertical Interpolation Integer Increment Enable
Bit 6: Single Pixel Output Mode Enable
Bit 7: Disable “DE_OUT”, for blanking screen purpose
2DH[7:0] Control Register B
Bit [2:0]: Pixel Comparison Mode:
0: compare r even(default)
1: compare g even
2: compare b even
3: invalid
4: compare r odd
5: compare g odd
6: compare b odd
7: invalid
*Using pixel comparison should program register
“Pixel Comparison Value” and check register “Status
2[1:0]”
Bit [4:3]: Brightness Control:
0: disable brightness control(default)
1: reduce brightness
2: increase brightness
3: invalid
*Using brightness control should specify register
“Brightness Adjustment” and check register “Status
2[2]”
November, 1999
Revision B
SmartASIC Confidential
34
SmartASIC, Inc.
SD1010A
Bit [5]: Frame Modulation Mode:
0: 2-bit mode(default)
1: 1-bit mode
Bit [6]: 6-bit Panel Rounding Enable:
0: disable(default)
1: enable
Control_C
8
RW
Bit [7]: Frame Modulation Scheme Selection:
0: Scheme A(default)
1: Scheme B
2EH[7:0] Control Register C
Bit [1:0]: Horizontal Interpolation Special Processing
Mode:
0: disable
1: linear
2: replication(default)
3: invalid
Bit [3:2]: Vertical Interpolation Special Processing
Mode:
0: disable
1: linear
2: replication(default)
3: invalid
Bit [4]: OSD Transparency Enable:
0: disable(default)
1: enable
*also need to program registers “OSD R Weight”,
“OSD G Weight” and “OSD B Weight”
Bit [5]: Advanced Post Processing Enable:
0: disable(default)
1: enable
*also need to specify registers “Advanced Processing R
Weight”, “Advanced Processing G Weight”,
“Advanced Processing B Weight” , “Advanced
Processing R Value”, “Advanced Processing G Value”
and “Advanced Processing B Value” for properly
functioning
Control_D
8
RW
Bit [6]: Dithering Scheme Selection
0: Scheme A(default)
1: Scheme B
Bit [7]: Reserved
2FH[7:0] Control Register D
Bit [3:0]: Advanced Processing Shift Amount. From 0
– 8. 8 is the default value.
Bit [4]: Advance Mixing Shift Enable
0: disable(default)
1: enable
November, 1999
Revision B
SmartASIC Confidential
35
SmartASIC, Inc.
SD1010A
*This is a option for Advanced Post Processing
Interpolation H.
Offset
Interpolation H.
Offset
Interpolation V.
Offset
Interpolation V.
Offset
H. Interpolation Rest
Count
H. Interpolation
Reset Count
V. Interpolation
Reset Count
V. Interpolation
Reset Count
OSD R Weight
OSD G Weight
OSD B Weight
Advanced Processing
R Weight
Advanced Processing
G Weight
Advanced Processing
B Weight
Advanced Processing
R Value
Advanced Processing
G Value
Advanced Processing
B Value
Brightness
Adjustment
Pixel Comparison
Value
Status 2
8
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
8
8
8
RW
RW
RW
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
RW
8
R
Bit [7:5]: Reserved
30H[7:0] High Byte For Interpolation Horizontal Offset
Default is 00H
31H[7:0] Low Byte For Interpolation Horizontal Offset
Default is 00H
32H{7:0] High Byte For Interpolation Vertical Offset
Default is 00H
33H[7:0] Low Byte For Interpolation Vertical Offset
Default is 00H
34H[7:0] Bit [2:0]: High Bits For Horizontal Interpolation Reset
Count. Default is 0H.
Bit [7:3]: Reserved
35H[7:0] Low Byte For Horizontal Interpolation Reset Count.
Default is 00H.
36H[7:0] Bit [1:0]: High Bits For Vertical Interpolation Reset
Count. Default is 0H.
37H[7:0] Low Byte For Interpolation Vertical Reset Count.
Default is 00H.
38H[7:0] Mixing Weight For OSD R. Default is 00H.
39H[7:0] Mixing Weight For OSD G. Default is 00H.
3AH[7:0] Mixing Weight For OSD B. Default is 00H.
3BH[7:0] Weight For Advanced Post Processing R
default is 00H
3CH[7:0] Weight For Advanced Post Processing G
Default is 00H
3DH[7:0] Weight For Advanced Post Processing B
Default is 00H
3EH[7:0] Value For Advanced Post Processing R
Default is 00H
3FH[7:0] Value For Advanced Post Processing G
Default is 00H
40H[7:0] Value For Advanced Post Processing B
Default is 00H
41H[7:0] The Adjust Amount For Reducing/Increasing
Brightness. Default is 00H.
42H[7:0] The Value To Compare The Incoming Pixel Data.
Default is 00H.
43H[7:0] The Status Register 2
Bit [1:0]: Result for comparing the selected incoming
pixel with “Pixel Comparison Value”:
0: invalid
1: incoming pixel > “Pixel Comparison Value”
2: incoming pixel = “Pixel Comparison Value”
3: incoming pixel < “Pixel Comparison Value”
Bit [2]: Status for brightness control
0: Normal, no underflow/overflow
1:
brightness
reduced
too
much
causes
underflow/increased too much causes overflow
November, 1999
Revision B
SmartASIC Confidential
36
SmartASIC, Inc.
SD1010A
Recovery Control
8
RW
44H
Phase Range
4
RW
45H
Phase Track
Waiting Time
Quick Phase
Enable
PWM Enable
24
RW
1
RW
46H
48H
49H[0]
1
RW
49H[1]
Standalone Enable
1
RW
49H[2]
Reserved Entry
Phase Offset
1
10
RW
RW
Phase Total
10
RW
Image Quality Index
30
R
Text Control
8
RW
49H[3]
4AH
4BH
4CH
4DH
4EH[5:0],4
FH, 50H,
51H
52H[7:0]
Bit [7:3]: Reserved
Clock Recovery Control Register:
Default value is 71H
Bit 0: clock frequency is divisible by 2
Bit 1: clock frequency is divisible by 4
Bit 2: clock frequency is divisible by 8
Bit 3: enable phase tracking feature
Bit 4: enable auto phase calibration
Bit 5: enable auto frequency calibration
Bit 6: enable auto mode detection
Bit 7: fixed at 0 (reserved)
Offset value added to the calibrated phase when phase
tracking occurs
Number of frames waited before phase tracking occurs
0: Normal phase calibration (default)
1: Final phase = phase total – phase offset
0: Disable auto phase total calculation
1: Enable auto phase total calculation (default)
0: Uses the external incoming SYNC signals
(default)
1: Allow the use of the default SYNC signals
instead of the incoming SYNC signals
Fixed at 0 (reserved)
Offset value subtracted from phase total when doing
quick phase calculation
User defined value for a particular frequency
Read only register for CPU to monitor Image Quality
Index. The Image Quality Index is used by auto phase
calibration.
Text-Enhancement Control
Bit[0]: text enhancement enable
0: disable
1: enable
Bit[1]: Reserved
Bit[6:2]: text-enhanced level
Level 0 – 14. Level “0” is the same as original source,
and “14” is the highest enhancement level.
Bit[7]: Reserved
Sharpness Control
8
RW
Default is 00H
53H[7:0] Sharpness-Enhancement Control
Bit[0]: sharpness enhancement enable
0: disable
1: enable
Bit[1]: Reserved
November, 1999
Revision B
SmartASIC Confidential
37
SmartASIC, Inc.
SD1010A
Bit[6:2]: sharpness-enhanced level
Level 1 – 19. Level “5” is the same as the original
source. From “4” to “1” intend to soften the picture,
and “1” is the softest level. From level “6” to “19” will
sharpen the picture gradually. Level “19” is the
sharpest output.
Bit[7]: Reserved
Control_E
8
RW
Default is 14H
54H[7:0] Control Register E
Bit[3:0]: text enhancement threshold.
Bit[4]: reserved
Bit[6:5]: Frame Modulation Mode
0: compatible with SD1010
1-3: new schemes
Bit[7]: reserved
Pixel_h
11
RW
Pixel_v
11
RW
Pixle_out
24
R
Fc3_start
Channel_select
1
1
RW
RW
Dual_pixel
1
RW
Soft_start
ICS_phase_state
1
1
RW
RW
Hsize_by842_en
1
RW
Video_mode
1
RW
Input_yuv
1
RW
Yuv_signed
1
RW
decimation
1
RW
Detect_en
2
RW
November, 1999
Revision B
55H[10:8]
56H[7:0]
57H[10:8]
58H[7:0]
59H, 5AH,
5BH
5CH[4]
5CH[3]
Default is 05H
The x location for reading “Pixel_out” register
The y location for reading “Pixel_out” register
Read out pixel located by “Pixel_h” and “Pixel_v”
Forces auto calibration to recalculate h back porch
Only for single pixel input
0: takes input data from channel 1
1: takes input data from channel 0
For 128 pin package, set this bit at 0
5CH[2] 0: takes input from one single channel
1: takes input from both channels.
For 128 pin package, set this bit at 0
5CH[1] Restarts auto calibration without going into reset
5CH[0] Forces auto calibration to calculate the image quality
for a particular clock phase when supplied by ics chips
5DH[7] Turn on internal hsize matching by8, 4, 2 when clock
frequency calibration is done by8, 4, 2. Used mainly
for special non-full screen inputs.
5DH[6] 0: disable input video mode
1: input is video
5DH[5] 0: input video format is RGB
1: input video format is YUV 4:2:2
5DH[4] 0: input video YUV format is unsigned
1: input video YUV format is signed
5DH[3] Used when input resolution is higher than output
1: enable special decimation control
0: disable special decimation
5DH[2:1] Input data range detection. The results are put in
register 64H and 65H
SmartASIC Confidential
38
SmartASIC, Inc.
Agc_en
Agc_gain_red
Agc_gain_green
Agc_gain_blue
Agc_offset_red
Agc_offset_green
Agc_offset_blue
Input_max
Input_min
ICS_freq_state
1
8
8
8
8
8
8
8
8
1
RW
RW
RW
RW
RW
RW
RW
R
R
RW
ICS_hsize_valid
1
RW
ICS_iq_valid
1
RW
IQ_valid
1
RW
Divisor_valid
1
RW
Non_full_screen
1
RW
Divisor_value
11
R
IQ_value
30
R
Panel_on
1
RW
ICS_hsize_value
11
R
Rom_clk_sel
6
RW
3.7.
SD1010A
0: disable detection
1: detect MAX/MIN using R color
2: detect MAX/MIN using G color
3: detect MAX/MIN using B color
5DH[0] Automatic gain control enable
5EH
Gain amount for R color
5FH
Gain amount for G color
60H
Gain amount for B color
61H
Offset amount for R color
62H
Offset amount for G color
63H
Offset amount for B color
64H
Detected maximum input data (please see 5DH)
65H
Detected minimum input data (please see 5DH)
66H[5]
Forces auto calibration to calculate the hsize value for a
particular clock frequency when supplied by ics chips
66H[4]
Indicates when hsize value is ready for cpu to read in
ics mode. Can be clear by cpu
66H[3]
Indicates when image quality is ready for cpu to read in
ics mode. Can be clear by cpu
66H[2]
Indicates when image quality is ready for cpu to read in
Regular non-ics mode. Can be clear by cpu
66H[1]
Indicates when auto clock frequency calibration is done
and frequency value is ready for cpu to read. Can be
clear by cpu
66H[0]
Indicates when input data is non full screen. Can be
clear by cpu
67H[2:0], Read only register containing value of clock frequency
68H
when divisor_valid is asserted
69H[5:0], Read only register containing value of image quality
6AH,6BH, when either ics_iq_valid or iq_valid is asserted
6CH
6DH[0] 1: turn on all the outputs to the panel
0: disable outputs to the panel (need to disable
EEPROM 265H[3], 266H[7], 266H[3], 267H[7],
267H[3] to get complete output disable).
6EH[2:0], Read only register containing value of hsize when
6FH
ics_hsize_valid is asserted
70H[5:0] Divisor value use to divide fast pwm_free_clk to
slower free_clk
Control Flow
When SD1010A is powered up, the reference system and SD1010A will perform the
following functions in sequence:
1. System will generate a Power-On Reset to SD1010A.
2. Once the SD1010A receives the Reset, SD1010A will load the contents of
EEPROM and start the auto-calibration process.
November, 1999
Revision B
SmartASIC Confidential
39
SmartASIC, Inc.
SD1010A
3. In the meantime, the external CPU can change the contents of the control registers
of the SD1010A. If necessary, the external CPU can send an additional Reset to
restart the whole process.
November, 1999
Revision B
SmartASIC Confidential
40
SmartASIC, Inc.
SD1010A
4. ELECTRICAL SPECIFICATIONS
This section presents the electrical specifications of the SD1010A.
4.1.
Absolute Maximum Ratings
Symbol
VCC
Vin
Vout
VCC5
Vin5
Vout5
TSTG
4.2.
Symbol
VCC
Vin
VCC5
VIN5
TJ
4.3.
Symbol
IIL
IOZ
CIN3
COUT3
CBID3
CIN5
COUT5
CBID5
Parameter
Power Supply
Input Voltage
Output Voltage
Power Supply for 5V
Input Voltage for 5V
Output Voltage for 5V
Storage Temperature
Rating
-0.3 to 3.6
-0.3 to VCC + 0.3
-0.3 to VCC +0.3
-0.3 to 6.0
-0.3 to VCC5 + 0.3
-0.3 to VCC5 +0.3
-55 to 150
Units
V
V
V
V
V
V
°C
Recommended Operating Conditions
Parameter
Power Supply
Input Voltage
Commercial Power Supply for 5V
Input Voltage for 5V
Commercial Junction
Operating Temperature
Min.
3.0
0
4.75
0
0
Typ.
3.3
5.0
25
Max.
3.6
VCC
5.25
VCC5
115
Units
V
V
V
V
°C
General DC Characteristics
Parameter
Input Leakage
Current
TRI-state Leakage
Current
3.3V Input Capacitance
3.3V Output
Capacitance
3.3V Bi-directional
Buffer Capacitance
5V Input Capacitance
5V Output Capacitance
5V Bi-directional
Buffer Capacitance
Conditions
no pull – up or
pull - down
Min.
-1
Typ.
Max.
1
Units
µA
1
µA
2.7
4.9
ρF
ρF
2.7
4.9
ρF
5.6
5.6
ρF
ρF
ρF
-1
2.8
2.8
2.7
2.7
Note: The capacitance above does not include PAD capacitance and package capacitance. One can
estimate pin capacitance by adding pad capacitance, which is about 0.5 ρF, and the package
capacitance
November, 1999
Revision B
SmartASIC Confidential
41
SmartASIC, Inc.
4.4.
SD1010A
DC Electrical Characteristics for 3.3 V Operation
(Under Recommended Operation Conditions and VCC = 3.0 ~ 3.6V, TJ = 0°C to +115°C)
Symbol
VIL
VIH
VT-
VOL
Parameter
Input low voltage
Input high voltage
Schmitt trigger
negative going
threshold voltage
Schmitt trigger
positive going
threshold voltage
Output low voltage
VOH
Output high voltage
RI
Input
pull-up /down resistance
VT+
4.5.
Conditions
CMOS
CMOS
COMS
Min.
Typ.
Max.
0.3*VCC
1.20
Units
V
V
V
2.10
V
0.7*VCC
COMS
IOH=2,4,8,12,
16,24 mA
IOH=2,4,8,12,
16,24 mA
VIL=0V or
VIH=VCC
0.4
2.4
V
V
75
KΩ
DC Electrical Characteristics for 5V Operation
(Under Recommended Operation Conditions and VCC=4.75~5.25,TJ=0°C to +115°C)
Symbol
VIL
VIH
VIL
VIH
VTVT+
VTVT+
VOL
VOH
RI
Parameter
Input low voltage
Input high voltage
Input low voltage
Input high voltage
Schmitt trigger negative
going threshold voltage
Schmitt trigger
positive going threshold
voltage
Schmitt trigger negative
going threshold voltage
Schmitt trigger positive
going
threshold voltage
Output low voltage
Output high voltage
Input pull-up / down
resistance
November, 1999
Revision B
Conditions
COMS
COMS
TTL
TTL
CMOS
1.78
Units
V
V
V
V
V
COMS
3.00
V
TTL
1.10
V
TTL
1.90
V
IOL=2,4,8,16,24mA
IOH=2,4,8,16,24
mA
VIL=0V or
VIH=VCC
SmartASIC Confidential
Min.
Typ.
Max.
0.3*VCC
0.7*VCC
0.8
2.0
0.4
3.5
50
V
V
KΩ
42
SmartASIC, Inc.
SD1010A
5. PACKAGE DIMENSIONS
128
1
102
128 PQFP (14x20 mm)
E
HE
38
64
D
HD
A
A2
A1
c
b
e
L
θ
L1
November, 1999
Revision B
SmartASIC Confidential
43
SmartASIC, Inc.
Symbol\Unit
A
A1
A2
b
c
D
E
e
HD
HE
L
L1
θ
November, 1999
Revision B
SD1010A
Inch (Base)
0.134(Max)
0.010 (Min)
0.112 +/-0.003
0.007 (Min) – 0.011(Max)
.004 (Min) – 0.008 (Max)
0.551+/-0.002
0.787+/-0.002
0.020 (Ref)
0.677 +/- 0.01
0.913 +/- 0.01
0.035+/-0.006
0.063(Ref)
0 - 7.0°
MM (Base)
3.40 (Max)
0.25 (Min)
2.85 +/- 0.08
0.17(Min) – 0.27(Max)
0.09(Min) – 0.20(Max)
14.000+/-0.10
20.000+/-0.10
0.5 (Ref)
17.20 +/- 0.25
23.20 +/- 0.25
0.88+/-0.15
1.60(Ref)
0 - 7.0°
SmartASIC Confidential
44
SmartASIC, Inc.
SD1010A
6. ORDER INFORMATION
Order Code
SD1010
Temperature
Commercial
0°C ~ 70°C
Package
128-pin PQFP
14 x 20 (mm)
Speed
100MHz
SmartASIC, Inc.
WORLDWIDE OFFICES
U.S.A. & Europe
525 Race St. Suite 250
San Jose, CA 95126 U.S.A.
Tel : 1-408-283-5098
Fax : 1-408-283-5099
Asia Pacific
3F, No. 68, Chou-Tze St. Nei-Hu Dist.
Taipei 114, Taiwan R.O.C.
Tel : 886-2-8797-7889
Fax : 886-2-8797-6829
@Copyright 1999, SmartASIC, Inc.
This information in this document is subject to change without notice. SmartASIC
subjects its products to normal quality control sampling techniques which are
intended to provide an assurance of high quality products suitable for usual
commercial applications. SmartASIC does not do testing appropriate to provide 100%
product quality assurance and does not assume any liability for consequential or
incidental arising from any use of its products. If such products are to be used in
applications in which personal injury might occur from failure, purchaser must do its
own quality assurance testing appropriate to such applications.
November, 1999
Revision B
SmartASIC Confidential
45