SSC SS8039L400TCTR

SS8039
Microprocessor Voltage Monitor with Manual Reset
Features
General Description
Precision monitoring of +3V, +3.3V, and +5V
power-supply voltages
Fully specified over temperature
Available in two output configurations
Push-pull RESET output (SS8039L)
Push-pull RESET output (SS8039H)
Manual reset input
Power-on reset pulse width of 140ms min
Supply current of 5µA
Guaranteed reset valid to VCC = +1V
Power supply transient immunity
No external components
4-Pin SOT-143 package
The SS8039 is a microprocessor (µP) supervisory
circuit used to monitor the power supplies in µP and
digital systems. It provides excellent circuit reliability
and low cost by eliminating external components and
adjustments when used with +5V, +3.3V, +3.0V- powered circuits.
These circuits perform a single function: they assert a
reset signal whenever the VCC supply voltage declines
below a preset threshold, keeping it asserted for at least
140ms after VCC has risen above the reset threshold.
Reset thresholds suitable for operation with a variety of
supply voltages are available.
Applications
Computers
Controllers
Intelligent instruments
Critical µP and µC power monitoring
Portable / battery-powered equipment
Automotive
The SS8039 has a push-pull output stage. The
SS8039L has an active-low RESET output, while the
SS8039H has an active-high RESET output. The reset
comparator is designed to ignore fast transients on VCC,
and the outputs are guaranteed to be in the correct logic
state for VCC down to 1V.
Compatible with the popular "811" series
Pin Configuration
GND
Low supply current makes the SS8039 ideal for use
in portable equipment, and it is available in a 4-pin
SOT-143 package.
Typical Application
4
1
VCC
V CC
SS8039
SS8039
MR
RESET(RESET)
V CC
VCC
3
2
MR
µP
RESET
(RESET)
RESET
INPUT
GND
GND
(RESET) for SS8039H
(RESET) for SS8039H
SOT143
Rev.2.02 1/06/2004
www.SiliconStandard.com
1 of 7
SS8039
Ordering Information
Options are released to production as needed. Please check with Silicon Standard for availability.
SS8039X XXX TC XX
Packing - TR: Tape and reel
Package type - TC: SOT-143
Threshold voltage - xxx specifies the threshold voltage.
Reset active-low (L) or active-high (H)
Example: SS8039H263TCTR
SS8039 with push-pull active-high reset output at 2.63V in SOT-143 package supplied on tape and reel
Absolute Maximum Ratings
Terminal voltages with respect to GND
VCC.……………………………..…….…….-0.3V to +6.0V
Continuous Power Dissipation (TA = +70°C)
RESET, RESET (push-pull)....…....-0.3V to (VCC + 0.3V)
Input Current,VCC...........................….............20mA
Output Current, RESET, RESET ......................20mA
SOT-143 (derate 4mW/°C above +70°C)….…....320mW
Operating Temperature Range …..…....-40°C to +105°C
Storage Temperature Range..….... …. ...-65°C to +150°C
Lead Temperature (soldering, 10s) …....…......+300°C
Electrical Characteristics
(VCC = full range, TA = -40°C to +105°C, unless otherwise noted. Typical values are at TA = +25°C, VCC = 5V for
463/438/400 versions, VCC= 3.3V for 308/293 versions, and VCC = 3V for 263 version.) (Note 1)
PARAMETER
V CC Range
Supply Current
Reset Threshold
Rev.2.02 1/06/2004
CONDITION
SYMBOL
ICC
VTH
MIN
TYP MAX UNITS
TA = 0°C +70°C
1.0
5.5
TA = -40°C +105°C
1.2
5.5
TA = -40°C +105°C
V CC<5.5V, SS8039x463/438/400
5.5
9
V CC<3.6V, SS8039x308/293/263
5
8
SS8039x463
TA = +25°C
4.537
4.63
4.722
SS8039x438
TA = +25°C
4.292
4.38
4.467
SS8039x400
TA = +25°C
3.92
4.00
4.08
SS8039x308
TA = +25°C
3.018
3.08
3.141
SS8039x293
TA = +25°C
2.871
2.93
2.988
SS8039x263
TA = +25°C
2.577
2.63
2.682
www.SiliconStandard.com
V
µA
V
2 of 7
SS8039
Electrical Characteristics (Continued)
(VCC = full range, TA = -40°C to +105°C, unless otherwise noted. Typical values are at TA = +25°C, VCC = 5V for
463/438/400 versions, V CC= 3.3V for 308/293 versions, and VCC = 3V for 263 version.) (Note 1)
PARAMETER
SYMBOL
Reset Threshold Tempco
V CC to Reset Delay (Note 2)
CONDITION
MIN
TYP MAX
70
15
V CC = V T H to (VT H – 100mV)
Reset Active Timeout Period
250
510
720
V CC = V T H max, SS8039x308/293/263
140
310
520
MR Glitch Immunity (Note 3)
MR to Reset Propagation Delay
tMD
(Note 2)
V IH
MR Input Threshold
10
µs
100
ns
0.5
µs
10
V CC = 2.5V, V RESET = 0.5V
IOL
IOH
20
30
KΩ
8
V CC = 5V, V RESET = 4.5V, SS8039L463/438/400
RESET Output Current High
(push-pull active low , SS8039L)
V
0.25 x VCC
MR Pull-up Resistance
RESET Output Current Low
(push-pull active low ,SS8039L
ms
0.6 x VCC
V CC > V TH(max)
V IL
ppm/°C
V CC = V T H max, SS8039x463/438/400
tMR
MR Minimum Pulse Width
UNITS
V CC = 3.3V, V RESET = 2.8V, SS8039L308/293
V CC = 3V, V RESET = 2.5V, SS8039L263
mA
4.5
3
mA
2
RESET Output Current Low
(push-pull active high, SS8039H)
IOL
V CC = 5V, V RESET = 0.5V, SS8039H463/438/400
V CC = 3.3V, V RESET = 0.5V, SS8039H308/293
V CC = 3V, V RESET = 0.5V, SS8039H263
RESET Output Current High
(push-pull active high, SS8039H)
IOH
V CC = 2.5V, V RESET = 2V
16
12
10
mA
2
mA
Note 1: Production testing done at TA = +25°C; limits over temperature guaranteed by design.
Note 2: RESET output is for SS8039L; RESET output is for SS8039H.
Note 3: “Glitches” of 100ns or less typically will not generate a reset pulse.
Selection Guide and Part Marking
PART/SUFFIX
RESET THRESHOLD (V)
OUTPUT TYPE
TOP MARK
SS8039H463TC
SS8039H438TC
SS8039H400TC
SS8039H308TC
SS8039H293TC
SS8039H263TC
4.63
4.38
4.00
3.08
2.93
2.63
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
Push-Pull
RESET
RESET
RESET
RESET
RESET
RESET
692Lx
692Kx
692Jx
692Ix
692Hx
692Gx
SS8039L463TC
4.63
Push-Pull RESET
692Fx
SS8039L438TC
4.38
Push-Pull RESET
692Ex
SS8039L400TC
4.00
Push-Pull RESET
692Dx
SS8039L308TC
3.08
Push-Pull RESET
692Cx
SS8039L293TC
2.93
Push-Pull RESET
692Bx
SS8039L263TC
2.63
Push-Pull RESET
692A x
Rev.2.02 1/06/2004
www.SiliconStandard.com
3 of 7
SS8039
Typical Operating Characteristics
(VCC = full range, TA = -40°C to +105°C, unless otherwise noted. Typical values are at TA = +25°C, VCC = 5V for
463/438/400 versions, VCC= 3.3V for 308/293 versions, and VCC = 3V for 263 version.)
Supply Current vs.Temperature
(No Load)
Power-down Reset Delay vs. Temperature
(SS8039x308/293/263)
20
80
10
SS8039x308/293/263, VCC =3.3V
SS8039x463/438/400/308/293/263, VCC=1V
5
Power-down Reset Delay (µs)
Supply Current (µA)
70
SS8039x463/438/400, VCC =5V
15
VOD=20mV
60
50
VO D=VT H-V CC
40
30
20
VOD=125mV
10
VOD=200mV
0
0
-40
-20
0
20
40
Temperature (°C)
60
80
-40
-20
Power-up Reset Timeout
vs. Temperature
0
20
40
60
Temperature(°C)
80
Normalized Reset Threshold
vs. Temperature
1.006
330
Normalized Threshold
Power-up Reset Timeout (ms)
1.004
325
320
SS8039x308/293/263
315
1.002
1
0.998
0.996
0.994
0.992
0.99
310
0.988
305
0.986
-40
-20
0
20
40
60
80
-40
Temperature (°C)
Rev.2.02 1/06/2004
-20
0
20
40
60
80
Temperature(°C)
www.SiliconStandard.com
4 of 7
SS8039
Pin Description
PIN
NAME
1
GND
2
RESET
(SS8039L)
RESET
(SS8039H)
FUNCTION
Ground
RESET Output remains low while V CC is below the reset threshold, and for at least 140ms after VCC
rises above the reset threshold.
RESET Output remains high while V CC is below the reset threshold, and for at least 140ms after VCC
rises above the reset threshold.
Manual Reset Input. A logic low on MR asserts reset. Reset remains asserted as long as MR is
3
MR
4
V CC
low and for at least 140ms after MR returns high, This active-low input has an internal 20kΩ pull- up
resistor. It can be driven from a TTL or CMOS-logic line, or shorted to ground with a switch. Leave
open if unused.
Supply Voltage (+5V, +3.3V, +3.0V)
600
Detailed Description
500
Maximun Transient Duration (u s )
A microprocessor’s (µP’s) reset input starts the µP in a
known state. The SS8039L and SS8039H assert reset
to prevent code-execution errors during power-up,
power-down, or brownout conditions. They assert a reset
signal whenever the VCC supply voltage declines below a
preset threshold, keeping it asserted for at least 140ms
after VCC has risen above the reset threshold.
The SS8039L/ SS8039H have a push-pull output stage.
The manual reset input (MR) can also initiate a reset.
See the Manual Reset Input Section.
400
300
200
100
0
1
10
100
1000
Reset Comparator Overdrive, V TH-V CC (mV)
Manual Reset Input
Many µP-based products require manual reset capability
allowing the operator, a test technician, or external logic
Fig.1 Maximum Transient Duration Without
Causing a Reset Pulse vs. Reset Comparator Overdrive
circuitry to initiate a reset. A logic low on MR asserts
reset. Reset remains asserted while MR is low, and for
the Reset Active Timeout Period (t RP) after MR returns
high. This input has an internal 20kΩ pull-up resistor, so
VCC
SS8039
it can be left open if it is not used. MR can be driven with
TTL or CMOS-logic levels, or with open-drain / collector
outputs. Connect a normally open momentary switch
RESET
GND
from MR to GND to create a manual-reset function;
external debounce circuitry is not required. If MR is
driven from long cables or if the device is used in a
noisy environment, connecting a 0.1µF capacitor from
R1
100k
Figure2. RESET Valid to VCC = Ground Circuit
MR to ground provides additional noise immunity.
Rev.2.02 1/06/2004
www.SiliconStandard.com
5 of 7
SS8039
Applications Information
Negative-Going VCC Transients
In addition to issuing a reset to the µP during power-up,
power-down, and brownout conditions, the SS8039H
and SS8039L are relatively immune to short-duration
negative-going VCC transients (glitches).
Figure1 shows typical transient durations, vs. the reset
comparator overdrive, for which both the SS8039H and
SS8039L do not generate a reset pulse. The graph was
generated using a negative-going pulse applied to VCC,
starting 0.5V above the actual reset threshold and ending
below it by the magnitude indicated (reset comparator
overdrive). The graph indicates the maximum pulse width
a negative-going VCC transient can have without causing a
reset pulse. As the magnitude of the transient increases
(goes farther below the reset threshold), the maximum
allowable pulse width decreases. For the SS8039x463
and SS8039x438, a VCC transient that goes 100mV below
the reset threshold and lasts 15µs or less will not typically
cause a reset pulse. A 0.1µF bypass capacitor mounted
as close as possible to the VCC pin provides additional
transient immunity.
Benefits of Highly Accurate Reset Threshold
Most µP supervisor ICs have reset threshold voltages
between 5% and 10% below the value of nominal supply
voltages. This ensures a reset will not occur within 5% of
the nominal supply, but will occur when the supply is
10% below nominal.
When using ICs rated at only the nominal supply ±5%,
this leaves a zone of uncertainty where the supply is
between 5% and 10% low, and where the reset may or
may not be asserted.
The SS8039x uses highly accurate circuitry to ensure that
reset is asserted close to the 5% limit, and long before the
supply has declined to 10% below nominal.
Ensuring a Valid Reset Output Down to VCC = 0
When VCC falls below 1V, the SS8039 RESET output no
longer sinks current—it becomes an open circuit.
Therefore, high-impedance CMOS logic inputs connected to RESET can drift to undetermined voltages.
This presents no problem in most applications since
most µP and other circuitry is inoperative with VCC below
1V. However, in applications where RESET must be
valid down to 0V, adding a pull-down resistor to RESET
causes any stray leakage currents to flow to ground,
holding RESET low (Figure 2). R1’s value is not critical;
100kΩ is large enough not to load RESET and small
enough to pull RESET to ground.
Rev.2.02 1/06/2004
www.SiliconStandard.com
6 of 7
SS8039
Physical Dimensions
D
e1
C
L
E E1
bx3
e2
Package Orientation
A
A2
A1
b1
Feed Direction
SOT 143 Package
SYMBOL
DIMENSION IN MILIMETERS
MIN.
MAX.
MIN.
DIMENSION IN INCHS
MAX.
A
0.95
1.20
0.037
0.047
A1
0.05
0.10
0.002
0.004
A2
0.90
1.10
0.035
0.043
b
0.37
0.46
0.145
0.018
b1
0.76
0.89
0.030
0.035
C
0.10
0.18
0.004
0.007
D
2.80
3.04
0.110
0.120
E
1.20
1.40
0.047
0.055
E1
2.30
2.50
0.091
0.098
e1
1.92 BSC.
0.75 BSC.
e2
0.20 BSC.
0.078 BSC.
L
0.69 REF.
0.27 REF.
Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no
guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no
responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its
use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including
without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to
the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of
Silicon Standard Corporation or any third parties.
Rev.2.02 1/06/2004
www.SiliconStandard.com
7 of 7