LANSDALE ML12054A-5P

ML12054A
2.0 GHz Super Low Power
Dual Modulus Prescaler
MECL PLL COMPONENTS ÷64/65, ÷128/129
SEMICONDUCTOR TECHNICAL DATA
Legacy Device: Motorola MC12054A
The ML12054A is a super low power dual modulus
prescaler used in phase-locked loop applications with low
power dissipation of 5.4 mW at a minimum supply voltage
of 2.7 V.
The ML12054A can be used with CMOS synthesizers
requiring positive edges to trigger internal counters such as
Motorola's MC145xxx or Lansdale’s ML145xxx series in a
PLL to provide tuning signals up to 2.0 GHz in programmable frequency steps.
A Divide Ratio Control (SW) permits selection of a 64/65
or 128/129 divide ratio as desired.
The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide
ratio.
• 2.0 GHz Toggle Frequency
• The ML12054A is Pin and Functionally Compatible
with the Motorola MC12031
• Low Supply Current 2.0 mA Typical
• 2.6mA Maximum, VCC = 2.7 to 5.5 Vdc
• Short Setup Time (Tset) 10ns Maximum @ 2.0 GHz
• Modulus Control Input Level is Compatible with
Standard CMOS and TTL
• Maximum Input Voltage Should Be Limited to 6.5 Vdc
• Operating Temperature Range TA = –40 to 85°C
SO 8 = -5P
PLASTIC PACKAGE
CASE 751
(SO–8)
8
1
CROSS REFERENCE/ORDERING INFORMATION
MOTOROLA
LANSDALE
PACKAGE
SO 8
MC12054AD
ML12054A-5P
Note: Lansdale lead free (Pb) product, as it
becomes available, will be identified by a part
number prefix change from ML to MLE.
PIN CONNECTIONS
IN
VCC
SW
OUT
1
8
2
7
3
6
4
5
IN
NC
MC
Gnd
(Top View)
FUNCTIONAL TABLE
SW
MC
Divide Ratio
H
H
64
H
L
65
L
H
128
L
L
129
NOTES: 1. SW: H = VCC, L = Open. A logic L can also be applied by grounding this pin,
but this is not recommended due to increased power consumption.
2. MC: H = 2.0 V to VCC, L = GND to 0.8 V.
MAXIMUM RATINGS
Characteristic
Symbol
Range
Unit
VCC
–0.5 to 7.0
Vdc
TA
–40 to 85
°C
Storage Temperature Range
Tstg
–65 to 150
°C
Modulus Control Input, Pin 6
MC
–0.5 to 6.5
Vdc
Power Supply Voltage, Pin 2
Operating Temperature Range
Page 1 of 4
www.lansdale.com
Issue A
LANSDALE Semiconductor, Inc.
ML12054A
ELECTRICAL CHARACTERISTICS (VCC = 2.7 to 5.5 Vdc, TA = –40 to 85°C, unless otherwise noted.)
Symbol
Min
Typ
Max
Unit
ft
0.1
2.5
2.0
GHz
ICC
VIH1
VIL1
–
2.0
2.6
mA
2.0
–
V
Gnd
–
VCC + 0.5 V
0.8
VIH2
VIL2
VCC – 0.5 V
Open
VCC
Open
VCC + 0.5 V
Open
VDC
Vout
tset
0.8
1.1
–
–
8.0
10
Vpp
ns
Input Voltage Sensitivity 250–2000 MHz
100–250 MHz
Vin
100
400
–
–
1000
1000
Output Current (Note 1)
VCC = 2.7 V, CL = 8.0 pF, RL = 1.65 kΩ
VCC = 5.0 V, CL = 8.0 pF, RL = 3.6 kΩ
IO
–
–
1.0
1.0
4.0
4.0
Characteristic
Toggle Frequency (Sine Wave Input)
Supply Current (Pin 2)
Modulus Control Input High (MC)
Modulus Control Input Low (MC)
Divide Ratio Control Input High (SW)
Divide Ratio Control Input Low (SW)
Output Voltage Swing (Note 2) (CL = 8.0 pF, RL = 1.65 kΩ)
Modulus Setup Time MC to Out @ 2000 MHz
V
–
mVpp
mA
NOTES: 1. Divide ratio of ÷64/65 @ 2.0 GHz
2. Valid over voltage range 2.7 to 5.5 V; RL = 1.65 kΩ @ VCC = 2.7 V; RL = 3.6 kΩ @ VCC = 5.0 V
Figure 1. Logic Diagram (ML12054A)
D
Q
D
D
Q
B
A
Figure 2. Modulus Setup Time
Q
Prop. Delay
C
In
QB
C
C
QB
C M
QB
In
In
Out
MC
MC Setup
D
Q
D
QB
C
D
C
QB
D
E
Q
D
QB
C
F
Q
C
QB
D
G
H
C S Q
Q
MC
QB
MC Release
Out
Modulus setup time MC to out is the MC
setup or MC release plus the prop delay.
SW
Figure 3. AC Test Circuit
VCC = 2.7 to 5.5 V
C3
Sine Wave Generator
C1
VCC
SW
IN
50 Ω
OUT
C2
CL
IN
RL
MC
GND
MC Input
Page 2 of 4
www.lansdale.com
EXTERNAL COMPONENTS
C1 = C2 = 1000 pF
C3 = 0.1 µF
CL = 8.0 pF (Including Scope
and jig capacitance)
RL = 1.65 kΩ @ VCC = 2.7 V
RL = 3.6 kΩ @ VCC = 5.0 V
Issue A
LANSDALE Semiconductor, Inc.
ML12054A
Figure 4. Generic block diagram showing prescaler connection to
PLL device
Prescaler
PLL
Fout
Fin
ML145146
ML145158
ML145159
ML12054
MC in
MC
VCO
Loop Filter
Figure 4 shows a generic block diagram for connecting a prescaler to a PLL device
that supports dual modulus control. Application note AN535 decribes using a twomodulus prescaler technique.By using prescaler higher frequencies can be achieve
than by a single CMOS PLL device.
Page 3 of 4
www.lansdale.com
Issue A
LANSDALE Semiconductor, Inc.
ML12054A
OUTLINE DIMENSIONS
PLASTIC PACKAGE
(ML12054A-5P)
(SO–8)
ISSUE T
D
A
8
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETER.
3. DIMENSION D AND E DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOW ABLE DAMBAR
PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS
OF THE B DIMENSION AT MAXIMUM MATERIAL
CONDITION.
C
5
0.25
H
E
M
B
M
1
4
h
B
X 45°
e
A
C
SEATING
PLANE
L
0.10
A1
B
0.25
M
C B
S
A
DIM
A
A1
B
C
D
E
e
H
h
L
MILLIMETERS
MIN
MAX
1.35
1.75
0.10
0.25
0.35
0.49
0.19
0.25
4.80
5.00
3.80
4.00
1.27 BSC
5.80
6.20
0.25
0.50
0.40
1.25
S
Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit
described herein; neither does it convey any license under its patent rights nor the rights of others. “Typical” parameters which
may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may
vary over time. All operating parameters, including “Typicals” must be validated for each customer application by the customer’s
technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.
Page 4 of 4
www.lansdale.com
Issue A