74VHCT16240A 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (INVERTED) ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.6 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 4.5V to 5.5V IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.9V (MAX.) TSSOP ORDER CODES PACKAGE TSSOP TUBE T&R 74VHCT16240ATTR PIN CONNECTION DESCRIPTION The 74VHCT16240A is an advanced high-speed CMOS 16-BIT BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. Any nG output control governs four BUS BUFFERS. Output Enable inputs (nG) tied together give full 16 bit operation. When nG is LOW, the outputs are on. When nG is HIGH, the output are in high impedance state. This device is designed to be used with 3 state memory address drivers, etc. Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V since all inputs are equipped with TTL threshold All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. June 2001 1/9 74VCHT16240A INPUT EQUIVALENT CIRCUIT IEC LOGIC SYMBOLS PIN DESCRIPTION PIN No SYMBOL 1 2, 3, 5, 6 8, 9, 11, 12 13, 14, 16, 17 19, 20, 22, 23 24 25 30, 29, 27, 26 36, 35, 33, 32 41, 40, 38, 37 47, 46, 44, 43 48 4, 10, 15, 21, 28, 34, 39, 45 NAME AND FUNCTION 1G to 1Y4 to 2Y4 to 3Y4 to 4Y4 4G 3G 4A1 to 4A4 3A1 to 3A4 2A1 to 2A4 1A1 to 1A4 2G 1Y1 2Y1 3Y1 4Y1 7, 18, 31, 42 Output Enable Data Outputs Data Outputs Data Outputs Data Outputs Output Enable Output Enable Data Input Data Input Data Input Data Input Output Enable Input Input Input Input GND Ground (0V) VCC Positive Supply Voltage TRUTH TABLE INPUTS G An Yn L L H L H X H L Z X : Don‘t Care Z : High Impedance 2/9 OUTPUT 74VCHT16240A ABSOLUTE MAXIMUM RATINGS Symbol V CC Parameter Value Unit Supply Voltage -0.5 to +7.0 V VI DC Input Voltage -0.5 to +7.0 V VO DC Output Voltage (see note 1) -0.5 to +7.0 V VO DC Output Voltage (see note 2) -0.5 to VCC + 0.5 V IIK DC Input Diode Current - 20 mA IOK DC Output Diode Current ± 20 mA IO DC Output Current ± 25 mA ICC or IGND DC VCC or Ground Current Storage Temperature Tstg TL Lead Temperature (10 sec) ± 50 mA -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied 1) Output in OFF State 2) High or Low State RECOMMENDED OPERATING CONDITIONS Symbol V CC Parameter Supply Voltage Value Unit 4.5 to 5.5 V VI Input Voltage 0 to 5.5 V VO Output Voltage (see note 1) 0 to 5.5 V VO Output Voltage (see note 2) Top Operating Temperature dt/dv Input Rise and Fall Time (see note 3) (V CC = 5.0 ± 0.5V) 0 to VCC V -55 to 125 °C 0 to 20 ns/V 1) Output in OFF State 2) High or Low State 3) VIN from 0.8V to 2V 3/9 74VCHT16240A DC SPECIFICATIONS Test Condition Symbol VIH V IL VOH VOL Ioz II ICC ICC IOPD Parameter 4.5 to 5.5 4.5 to 5.5 Low Level Output Voltage High Impedance Output Leakage Current Input Leakage Current Quiescent Supply Current Additional Worst Case Supply Current Output Leakage Current TA = 25°C VCC (V) High Level Input Voltage Low Level Input Voltage High Level Output Voltage Value Min. Typ. Max. 2 -40 to 85°C -55 to 125°C Min. Min. 2 0.8 4.5 IO=-50 µA 4.4 4.5 IO=-8 mA 3.94 4.5 IO=50 µA 4.5 Max. 4.5 0.0 Max. 2 0.8 V 0.8 4.4 4.4 3.8 3.7 Unit V V 0.1 0.1 0.1 IO=8 mA 0.36 0.44 0.55 4.5 to 5.5 VI = VIH or VIL VO = 0V to 5.5V ±0.25 ± 2.5 ± 2.5 µA 0 to 5.5 VI = 5.5V or GND ± 0.1 ± 1.0 ± 1.0 µA 5.5 VI = VCC or GND 2 20 20 µA 5.5 One Input at 3.4V, other input at VCC or GND 1.35 1.5 1.5 mA 0 VOUT = 5.5V 0.5 5.0 5.0 µA V AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns) Test Condition Symbol Parameter Propagation Delay Time 5.0 5.0 tPZL tPZH Output Disable Time 5.0 15 5.0 50 tPZL tPZH Output Enable Time 5.0 50 (*) Voltage range is 5.0V ± 0.5V 4/9 TA = 25°C VCC (*) C L (pF) (V) tPLH tPHL Value Min. 15 50 RL = 1KΩ RL = 1KΩ -40 to 85°C -55 to 125°C Typ. Max. Min. Max. Min. Max. 5.4 7.0 8.5 9.5 1.0 1.0 9.5 10.5 1.0 1.0 10.0 11.0 7.7 10.4 1.0 12.0 1.0 12.0 8.2 11.4 1.0 13.0 1.0 13.0 8.8 11.4 1.0 13.0 1.0 13.0 Unit ns ns ns 74VCHT16240A CAPACITIVE CHARACTERISTICS Test Condition Symbol Value TA = 25°C Parameter Min. CIN Input Capacitance C OUT Output Capacitance Power Dissipation Capacitance (note 1) C PD Typ. Max. 5 10 -40 to 85°C -55 to 125°C Min. Min. Max. 10 Unit Max. 10 pF 9 pF 21 pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/16 (per Circuit) DYNAMIC SWITCHING CHARACTERISTICS Test Condition Symbol VOLP V OLV V IHD VILD Parameter Dynamic Low Voltage Quiet Output (note 1, 2) Dynamic High Voltage Input (note 1, 3) Dynamic Low Voltage Input (note 1, 3) TA = 25°C VCC (V) Min. 5.0 5.0 5.0 Value 1.1 C L = 50 pF Typ. Max. 0.9 1.1 -40 to 85°C -55 to 125°C Min. Min. Max. Unit Max. -0.9 2.0 V 0.8 1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.0V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.0V. Inputs under test switching: 3.0V to threshold (VILD), 0V to threshold (VIHD), f=1MHz. 5/9 74VCHT16240A TEST CIRCUIT TEST SWITCH tPLH, tPHL Open tPZL, tPLZ VCC tPZH, tPHZ GND C L =15/ 50pF or equivalent (includes jig and probe capacitance) R L = R1 = 1KΩ or equivalent R T = ZOUT of pulse generator (typically 50Ω WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle) 6/9 74VCHT16240A WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 7/9 74VCHT16240A TSSOP48 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. 1.1 A1 0.05 0.043 0.15 A2 MAX. 0.002 0.006 0.9 0.035 b 0.17 0.27 0.0067 0.011 c 0.09 0.20 0.0035 0.0079 D 12.4 12.6 0.408 0.496 E 7.95 8.25 0.313 0.325 E1 6.0 6.2 0.236 0.244 e 0.5 BSC 0.0197 BSC K 0° 8° 0° 8° L 0.50 0.75 0.020 0.030 A A2 A1 b K e L E c D E1 PIN 1 IDENTIFICATION 1 7065588A 8/9 74VCHT16240A Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringe ment of patents or other righ ts of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this pub lication are subject to change without notice. Thi s pub lication supersedes and replaces all information previously supplied. STMicroelectronics prod ucts are not authori zed for use as critical components in life suppo rt devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Swit zerland - United Kingdom http://w ww.st.com 9/9