74LVX16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5V TOLERANT INPUTS ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.3 ns (TYP.) at VCC = 3V 5V TOLERANT INPUT LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C INPUT VOLTAGE LEVEL: VIL= 0.8, VIH=2V AT VCC=3V POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V (1.2V Data Retention) IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.3V (TYP.) AT Vcc=3V TSSOP ORDER CODES PACKAGE TSSOP TUBE T&R 74LVX16245TTR PIN CONNECTION DESCRIPTION The 74LVX16245 is an advanced high-speed CMOS 16-BIT BUS TRANSCEIVER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This IC is intended for two-way asynchronous communication between data busses; the direction of data transmission is determined by DIR input. The enable input G can be used to disable the device so that the busses are effectively isolated. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. All floating bus terminals during High Z State must be held HIGH or LOW. July 2003 1/10 74LVX16245 INPUT EQUIVALENT CIRCUIT IEC LOGIC SYMBOLS PIN DESCRIPTION PIN No SYMBOL 1 2, 3, 5, 6, 8, 9, 11, 12 13, 14, 16, 17, 19, 20, 22, 23 24 25 36, 35, 33, 32, 30, 29, 27, 26 47, 46, 44, 43, 41, 40, 38, 38 48 4, 10, 15, 21, 28, 34, 39, 45 NAME AND FUNCTION 1DIR Directional Control 1B1 to 1B8 Data Inputs/Outputs 2B1 to 2B8 Data Inputs/Outputs 2DIR Directional Control 2G Output Enable Input 2A1 to 2A8 Data Inputs/Outputs 1A1 to 1A8 Data Inputs/Outputs 1G 7, 18, 31, 42 Output Enable Input GND Ground (0V) VCC Positive Supply Voltage TRUTH TABLE INPUTS FUNCTION G DIR L L H L H X X : Don‘t Care Z : High Impedance 2/10 A BUS B BUS OUTPUT INPUT INPUT OUTPUT Z Z OUTPUT Yn A=B B=A Z 74LVX16245 ABSOLUTE MAXIMUM RATINGS Symbol VCC VI Parameter Value Unit Supply Voltage -0.5 to +7.0 V DC Input Voltage (DIR, G) -0.5 to +7.0 V VI/O Bus I/O Voltage -0.5 to VCC + 0.5 V VO DC Output Voltage -0.5 to VCC + 0.5 - 20 V mA IIK DC Input Diode Current IOK DC Output Diode Current ± 20 mA IO DC Output Current ± 25 mA ICC or IGND DC VCC or Ground Current Storage Temperature Tstg TL Lead Temperature (10 sec) ± 75 mA -65 to +150 °C 300 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit 2 to 3.6 V VCC Supply Voltage (note 1) VI Input Voltage (DIR, G) 0 to 5.5 V VI/O Bus I/O Voltage 0 to VCC V VO Output Voltage 0 to VCC V Top Operating Temperature -55 to 125 °C 0 to 100 ns/V dt/dv Input Rise and Fall Time (note 2) (VCC = 3.0) 1) Truth Table guaranteed: 1.2 to 3.6V 1) VIN from 0.8 to 2.0V 3/10 74LVX16245 DC SPECIFICATIONS Test Condition Symbol VIH VIL VOH VOL Ioz II ICC Parameter High Level Input Voltage Low Level Input Voltage High Level Output Voltage Low Level Output Voltage High Impedance Output Leakage Current Input Leakage Current Quiescent Supply Current Value TA = 25°C VCC (V) Min. 2.0 3.0 3.6 2.0 3.0 3.6 Typ. Max. 1.5 2.0 2.4 -40 to 85°C -55 to 125°C Min. Min. Max. 1.5 2.0 2.4 0.5 0.8 0.8 2.0 IO=-50 µA 1.9 2.0 1.9 1.9 IO=-50 µA 2.9 3.0 2.9 2.9 3.0 IO=-4 mA 2.58 2.0 IO=50 µA 0.0 0.0 2.48 0.1 V 0.5 0.8 0.8 3.0 4.5 Max. 1.5 2.0 2.4 0.5 0.8 0.8 Unit V V 2.4 0.1 3.0 IO=50 µA 0.1 0.1 3.0 IO=4 mΑ 0.36 0.44 0.55 5.5 VI = VIH or VIL VO = VCC or GND ±0.25 ± 2.5 ± 2.5 µA 0 to 5.5 VI = 5.5V or GND ± 0.1 ±1 ±1 µA 5.5 VI = VCC or GND 4 40 40 µA V AC ELECTRICAL CHARACTERISTICS (Input tr = tf = 3ns) Test Condition Symbol tPLH tPHL tPZL tPZH Parameter Propagation Delay Time Output Disable Time tPLZ tPHZ Output Enable Time tOSLH tOSHL Output to Output Skew time (note 1) VCC (V) CL (pF) 2.7 2.7 Value TA = 25°C Min. -55 to 125°C Typ. Max. Min. Max. Min. Max. 15 50 5.7 8.0 9.0 12.3 1.0 1.0 10.5 14.0 1.0 1.0 10.5 14.0 3.3(*) 15 5.3 8.4 1.0 10.0 1.0 10.0 3.3(*) 50 7.8 11.9 1.0 13.5 1.0 13.5 2.7 15 RL = 1KΩ 7.0 11.0 1.0 13.5 1.0 13.5 2.7 50 RL = 1KΩ 9.6 15.1 1.0 16.5 1.0 16.5 (*) 3.3 15 RL = 1KΩ 6.6 10.6 1.0 12.5 1.0 12.5 3.3(*) 50 RL = 1KΩ 9.1 14.1 1.0 16.0 1.0 16.0 2.7 50 RL = 1KΩ 10.8 15.0 1.0 16.5 1.0 16.5 3.3(*) 50 RL = 1KΩ 10.3 14.0 1.0 16.0 1.0 16.0 3.3(*) 50 1.5 1.5 1.5 (*) 50 1.0 1.0 1.0 3.3 (*) Voltage range is 3.3V ± 0.3V Note 1: Parameter guaranteed by design. tsoLH = |tpLHm - tpLHn|, tsoHL = |tpHLm - tpHLn| 4/10 -40 to 85°C Unit ns ns ns ns 74LVX16245 CAPACITIVE CHARACTERISTICS Test Condition Symbol Value TA = 25°C Parameter Min. CIN Input Capacitance CI/O Output Capacitance Power Dissipation Capacitance (note 1) CPD Typ. Max. 4 10 -40 to 85°C -55 to 125°C Min. Min. Max. 10 Unit Max. 10 pF 8 pF 21 pF 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per circuit) DYNAMIC SWITCHING CHARACTERISTICS Test Condition Symbol VOLP VOLV VIHD VILD Parameter Dynamic Low Voltage Quiet Output (note 1, 2) Dynamic High Voltage Input (note 1, 3) Dynamic Low Voltage Input (note 1, 3) TA = 25°C VCC (V) Min. 3.3 3.3 3.3 Value -0.8 CL = 50 pF Typ. Max. 0.3 0.8 -40 to 85°C -55 to 125°C Min. Min. Max. Unit Max. V -0.3 2.0 V 0.8 V 1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V ILD), 0V to threshold (VIHD), f=1MHz. 5/10 74LVX16245 TEST CIRCUIT TEST tPLH, tPHL SWITCH Open tPZL, tPLZ VCC tPZH, tPHZ GND CL =15/ 50pF or equivalent (includes jig and probe capacitance) RL = R1 = 1KΩ or equivalent RT = ZOUT of pulse generator (typically 50Ω WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle) 6/10 74LVX16245 WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 7/10 74LVX16245 TSSOP48 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. 1.2 A1 0.05 0.047 0.15 A2 MAX. 0.002 0.006 0.9 0.035 b 0.17 0.27 0.0067 0.011 c 0.09 0.20 0.0035 0.0079 D 12.4 12.6 0.488 0.496 E 8.1 BSC E1 6.0 0.318 BSC 6.2 e 0.236 0.5 BSC 0.244 0.0197 BSC K 0˚ 8˚ 0˚ 8˚ L 0.50 0.75 0.020 0.030 A A2 A1 b K e L E c D E1 PIN 1 IDENTIFICATION 1 7065588C 8/10 74LVX16245 Tape & Reel TSSOP48 MECHANICAL DATA mm. inch DIM. MIN. A TYP MAX. MIN. 330 MAX. 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 13.2 TYP. 0.504 30.4 0.519 1.197 Ao 8.7 8.9 0.343 0.350 Bo 13.1 13.3 0.516 0.524 Ko 1.5 1.7 0.059 0.067 Po 3.9 4.1 0.153 0.161 P 11.9 12.1 0.468 0.476 9/10 74LVX16245 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com 10/10