network access products Endstation ServiceSAR Controller RS8235 Endstation ATM xBR Service Segmentation and Reassembly Controller (ServiceSAR) Conexant’s RS8235 offers endstations all of the xBR service categories in a highly integrated 3.3V CMOS package. The RS8235 architecture complements the RS8234 edge SAR feature set, so that software reuse is maximized. The RS8235 directly connects to Conexant’s RS8251 PHY device for a total NIC solution. The RS8235 supports a similar feature set to the RS8234 edge SAR, but in a reduced footprint. System designers can therefore offer a common traffic control and host interface to a new market segment. Integrated Management The RS8235 complies with ATM Forum specifications UNI 3.1, T.M. 4.1 and all other relevent standards. The RS8235 provides Distinguishing Features integrated traffic management for all service categories, including constant bit rate (CBR), variable bit rate (VBR1, VBR2, and VBR3), • Fully T.M. 4.1-compliant real-time VBR, unspecified bit rate (UBR), available bit rate (ABR), • 3.3V/5V low power utilization (< 1 watt) guaranteed frame rate (GFR) (guaranteed MCR on UBR VCCs), • 208-pin PQFP and generic flow control (GFC). The xBR traffic management block • Commercial temperature automatically schedules each VCC according to user-assigned parameters to maximize line utilization. • 4K VCCs • Software compatible with RS8234 network access products Endstation ServiceSAR Controller RS8235 Endstation Architecture xBR Cell Scheduler The RS8235’s architecture is designed to minimize and The cell scheduler rate-shapes all segmentation traffic control host traffic congestion. The host manages the according to per-channel parameters. The RS8235 RS8235 terminal using write-only control and status supports eight user-assigned scheduling priorities in queues. The host submits data for transmit by writing addition to CBR. The user assigns a priority to each buffer descriptor pointers to one of four transmit queues. channel and sets the range of available transmission These entries may be thought of as task lists for the rates for the scheduler by setting the size of the Endstation SAR to perform. In addition, the RS8235 can dynamic schedule table and the duration of each perform ATM server functions for up to four clients. The scheduling slot in the table. The user can further device’s architecture lessens the control burden on the control consumption of bandwidth by assigning peak host system while minimizing PCI bus utilization, by cell-rate limits to four of those scheduling priorities. eliminating reads across the PCI bus from host control activities. It also provides control points to manage ABR Traffic Management congestion, which is critical for ABR. The ABR flow control manager dynamically rate-shapes ABR traffic independently per VCC, based The RS8235 System upon network feedback. One or more ABR templates The RS8235 consists of five separate coprocessors are used to govern the behavior of traffic. Both relative (incoming and outgoing DMA, segmentation, reassembly rate (RR) and explicit rate (ER) algorithms are and xBR traffic manager), each of which maintains state employed when computing a rate adjustment on information in shared, off-chip memory. This memory is an ABR VCC. Programmable ABR templates allow controlled by the SAR through the local bus interface, rate-shaping policies on groups of VCCs to be tuned which arbitrates access to the bus between the various for different network applications. The RS8235 coprocessors. These coprocessors, though they run off automatically generates and processes all resource the same system clock, operate asynchronously from management (RM) cells. The on-chip hardware, coupled each other. Communication between the coprocessors with the user-defined ABR templates, implements all takes place through on-chip FIFOs or through queues required source and destination behaviors as defined in in local memory. TM4.0. Optional behaviors such as use-it-or-lose-it, out-of-rate RM cells, host congestion and allowed cell The RS8235’s on-chip coprocessor blocks are surrounded rate (ACR) monitoring are also supported. by high-performance PCI and UTOPIA ports for glueless interface to a variety of system components with full IP Interworking line-rate throughput and low bus occupancy. Figure 1 The VBR-3, CLP0+1 category includes rate-shaping via illustrates these functional blocks. the dual leaky bucket GCRA algorithm based on the CLP bit, which is recommended by the IETF for use with IP. Figure 1. RS8235 functional block diagram Virtual Path Networking The PCI interface between the host processor and The RS8235 can interleave segmentation of numerous the local system is controlled by the RS8235 Hardware VCCs (i.e., separate VC channels) as members of one VP. Programming Interface (RS8235HPI), a software driver VP-based traffic shaping is supported. The entire VP is for the RS8235, on top of which a system designer can scheduled according to one set of traffic parameters. develop and place proprietary driver software. This interface allows users to easily port their applications CBR Tunneling to the RS8235/8251EVM. This software is written in The user can designate up to four CBR pipes (or tunnels) C, and source code is available under a no-cost in which to transmit multiple CBR channels. This license agreement. allows proprietary traffic management schemes to operate under a pre-allocated CBR bandwidth. The RS8235/8251EVM also includes documentation, a full set of design schematics and artwork for the RS8235/8251EVM ATM Evaluation Module RS8235/8251EVM PCI card. The RS8235 ATM Evaluation Module (EVM) provides complete evaluation capability for the RS8235 segmentation and reassembly controller. The EVM serves as a hardware and software reference design for development of customer-specific ATM applications. The RS8235/8251EVM was designed to provide a rapid prototyping environment to assist and speed customer development of new ATM RS8235/8251EVM (Standard PCI Card Size) products, thereby reducing product time to market. Figure 2 shows a block diagram of the hardware for the RS8235/8251EVM. The software is described on the following page. The RS8235/8251EVM PCI card is specifically designed to be a full-featured ATM controller based on Conexant’s RS8251 ATM receiver/transmitter and the RS8235 Endstation SAR. The PHY interface comes configured with an optical OC-3 connection for testing at 155 Mbps. PCI Bus Figure 2. RS8235/8251EVM hardware block diagram What is ATM? Asynchronous Transfer Mode (ATM) has emerged as the primary networking technology for next-generation, multiservice communication networks. ATM-enabled services benefit the Internet as well as emerging applications in science, telemedicine and distance learning. Just as the Internet revolutionized worldwide communications, RS8235/8251EVM Features Hardware interface fully compliant with PCI Hardware reference design Software reference design Traffic generation and checking capability Optical OC-3 interface Benefits Provides an easy, high-performance hardware interface to other off-the-shelf PCI products, such as Ethernet cards or multimedia accelerators. Full-featured RS8235/8251EVM reference design provided as a complete ATM UNI which implements the full functionality of the RS8235 Endstation SAR. Greatly speeds development of new applications. Allows the user to develop and port proprietary software applications atop the software driver provided with the RS8235/8251EVM. ATM brings new meaning to high-speed networking. ATM, which uses a fixed-size packet, or cell, is a transport protocol capable of providing a homogeneous network for all traffic types, whether the application is to carry conventional telephony, video entertainment, or data traffic over LANs, MANs or WANs. Assists in product debug state as an ATM load generator and checker. The ITU-T and ANSI selected ATM for Broadband-ISDN. Enables high-performance testing. SONET/SDH, as specified by the ITU, is intended as the primary transport mechanism for ATM cells in WAN applications. ATM also plays a key role in next-generation RS8235HPI Features Benefits Software reference design Shortens development time of customer system-specific ATM applications. Modular software design Allows users to utilize only those functions they want and to incorporate those functions into their own applications. consumer applications for high-speed Internet access and wireless access. The ADSL Forum and the Universal ADSL Working Group chose ATM as the network layer protocol Dynamic rate control per virtual channel Users can establish ABR, CBR, UBR or VBR connections at VCC setup on each of over 32,000 channels. SAR initialization and VCC control Provides detailed examples for control and management of the RS8235. Significantly shortens design time. for G.lite and G.DMT ADSL. ATM physical-layer (ATM-PHY) IC devices adapt ATM cells to and from transmission rates ranging from 1.544 Mbps Well-defined, robust RS8235HPI interface Enables users to easily port their application to the RS8235/8251EVM. Well-documented C source code Gives users a clear description of how the software and hardware function. to 2.4 Gbps via a standard system interface called UTOPIA. ATM-PHY devices perform ATM cell functions (transmission convergence) such as cell scrambling/descrambling, cell RS8235HPI Macro Layer software Offers a layer of abstraction for ease-of-use of the RS8235HPI primitives. Reference device driver for VxWorks. delineation (HEC), cell header processing, and cell-rate decoupling as well as rate-specific functions for frame generation/recovery frame adaptation and clock/data recovery. • Resource management RS8235HPI Hardware Programming Interface • Connection management (including VCC setup The RS8235 Hardware Programming Interface (HPI) provides a set of fully-defined software primitives to interface with an ATM UNI port based on the RS8235 SAR. It serves as an interface point for system software designed to configure and manage the RS8235-based UNI without the need for detailed manipulation of hard- and teardown, and processing status) • Segmentation/data transmission • Data reception/reassembly • Statistics gathering/error reporting • Diagnostic testing ware-related structures. It thus provides a layer of abstraction from the hardware for the system designer and user. The RS8235HPI provides a reference implementation of these critical functions in order to shorten the development RS8235HPI primitives are used by higher-level application of a production-quality, customer system specific software (such as network management and device ATM application. drivers) to obtain ATM services as required by their upper protocol layers. These primitives handle SAR resource, The RS8235HPI is implemented in well-documented C control and status management. The RS8235HPI performs source code, specifically written to be highly portable functions in the following categories: across a multiplicity of processors, compilers and • RS8235 SAR device initialization development environments. • Memory resource allocation RS8235 Endstation SAR Special Features: xBR Traffic Management • TM 4.0 Service Classes – CBR – VBR (single, dual and CLP 0+1 leaky buckets) – Real-time VBR – ABR – UBR – GFC (controlled and uncontrolled flows) – Guaranteed frame rate (GFR) (guaranteed MCR on UBR VCCs) • 8 Levels of priorities (8 + CBR) • Dynamic per-VCC scheduling • Multiple programmable ABR templates (supplied by Conexant or user) • Scheduler driven by local clock for low-jitter CBR • Internal RM OAM cell feedback path • Virtual FIFO rate matching • Per-VCC MCR and ICR • Tunneling – VP tunnels (VCI interleaving on PDU boundaries) – CBR tunnels (cells interleaved on UBR with an aggregate CBR limit) Multi-Queue Segmentation Processing • • • • • • • • 4 Transmit queues with optional priority levels 4K VCCs maximum ** AAL5 CPCS generation AAL0 Null CPCS (optional use of PTI for PDU demarcation) ATM cell header generation Raw cell mode (52 octet) 200 Mbps half duplex 155 Mbps full duplex (with 2-cell PDUs) • Message and streaming status modes • Variable-length transmit FIFO-CDV-host latency matching (1 to 9 cells) • Symmetric Tx and Rx architecture – Buffer descriptors – Queues • User-defined field circulates back to host (32 bits) • Distributed host or SAR-shared memory segmentation • Simultaneous segmentation and reassembly • Per-PDU control of CLP/PTI (UBR) • Per-PDU control of AAL5 UU field • Virtual Tx FIFO (PCI host) • • • • • • • • • • Message and streaming status modes Raw cell mode (52 octet) 200 Mbps half duplex 155 Mbps full duplex (with 2-cell PDUs) Distributed host or SAR-shared memory reassembly 8 programmable reassembly hardware time-outs (assignable per VCC) Global max PDU length for AAL5 Per-VCC buffer firewall (memory usage limit) Simultaneous reassembly and segmentation Idle cell filtering Multi-Queue Reassembly Processing High-Performance Host Architecture with Buffer Isolation • • • • • • • • 4 reassembly queues 4K VCCs maximum ** AAL5 CPCS checking AAL0 – PTI termination – Cell count termination • Early packet discard, based on: – Receive buffer underflow – Receive status overflow – CLP with priority threshold – AAL5 max PDU length – Rx FIFO full – Frame Relay DE with priority threshold – LECID filtering for echo suppression – Per-VCC firewalls • Dynamic channel lookup (NNI or UNI addressing) – Supports full address space – Deterministic – Flexible VCI count per VPI – Optimized for signaling address assignment • • • • • • • • • Write-only control and status Read multiple command for data transfer Up to 4 host clients control and status queues Physical or logical clients – Enables peer-to-peer architecture Descriptor-based buffer chaining Scatter/gather DMA Endian neutral Non-word (byte) aligned host buffer addresses Automatically detects presence of Tx data or Rx free buffers Virtual FIFOs (PCI bursts treated as single address) Hardware indication of BOM Allows isolation of system resources Status queue interrupt delay Designer Toolkit • Evaluation module (RS8235/8251EVM) • Reference schematics • Hardware Programming Interface – RS8235HPI reference source code (C) features Standards-Based I/O • 33 MHz PCI 2.1 • Serial EEPROM to store PCI configuration information • PHY interfaces – UTOPIA master (Level 1) – UTOPIA slave (Level 1) • Flexible local memory architecture • Optional local control interface • Boundary scan for board-level testing • Source loopback, for diagnostics • Glueless connection to Conexant’s RS8250 ATM PHY device Electrical/Mechanical • • • • • • • • 208-pin QFP package 3.3V power supply 5V tolerant I/O pads 5V – 3.3V PCI pads Low power (<1W) at full rate Industrial temperature range TTL level inputs CMOS level outputs Standards Compliance • • • • UNI/NNI 3.1 T.M. 4.1 Bellcore GR-1248 ATM Forum B-ICI V 2.0 and specifications • • • • • • • I.363 I.610 /GR-1248 AToM MIB (RFC1695) ILMI MIB ANSI T1.635 GFC per I.361 SNMP • I2C Protocol • PCI Revision 2.1 • IEEE 1149.1-1990 • IEEE 1149.1 supplement B, 1994 Statistics and Counters • Global register counter of # of cells transmitted • Global register counter of # of cells received on active channels • Global register counter of # of cells received on inactive channels • Global register counter of # of AAL5 CPCS-PDUs discarded due to per-channel firewall, etc. • RSM per VCC service discard counters (Frame Relay and LANE) • 1 programmable interval timer (32 bits with interrupt) Further Information [email protected] (800) 854-8099 (North America) (949) 483-6996 (International) Order # 101094A 00-0682 Network Access Printed in USA World Headquarters Conexant Systems, Inc. 4311 Jamboree Road Newport Beach, CA 92660-3007 Phone: (949) 483-4600 Fax 1: (949) 483-4078 Fax 2: (949) 483-4391 Americas U.S. Northwest – Santa Clara Phone: (408) 249 -9696 Fax: (408) 249 -7113 U.S. Southwest – Los Angeles Phone: (805) 376 -0559 Fax: (805) 376 - 8180 ** Depends on local memory size and device configuration; 4K VCCs typically. U.S. Southwest – Newport Beach Phone: (949) 483-9119 Fax: (949) 483-9090 Product Features Applications • AAL0, AAL5 • Factory supplied ABR templates (user may configure) • xBR Traffic Manager – CBR – VBR (single bucket) – VBR (dual bucket) – VBR (CLP 0+1) – rt-VBR – ABR (TM4.0) – UBR – GFC – GFR • PCI 2.1 • UTOPIA Level 1 • Glueless interface to Conexant’s RS8251 PHY device • Reference design available • RS8235 evaluation module available • Reference software available (RS8235HPI) • ATM NICs • ATM Uplinks – Ethernet switches • ATM Servers – File servers U.S. San Diego Phone: (858) 713-4730 Fax: (858) 713-4008 Ordering Information Part Number Description RS8235KHFD RS8235/8251EVM ATM Endstation SAR RS8235 and RS8251 PCI Evaluation Module For more information contact: Applications Engineering Telephone: 1-800-228-2777 Fax: (619) 452-1249 Internet: [email protected] Conexant and the Conexant symbol are trademarks of Conexant Systems, Inc. U.S. North Central – Illinois Phone: (630) 773-3454 Fax: (630) 773 -3907 U.S. South Central/Mexico – Texas Phone: (972) 871-1920 Fax: (972) 871-8910 U.S. Northeast – Massachusetts Phone: (978) 367-3200 Fax: (978) 256 - 6868 U.S. Carolinas – North Carolina Phone: (919) 858 -9110 Fax: (919) 858 - 8669 U.S. Southeast/South America – Florida Phone: (727) 799 - 8406 Fax: (727) 799 - 8306 U.S. Mid-Atlantic – Pennsylvania Phone: (215) 244- 6784 Fax: (215) 244- 9292 Canada – Ontario Phone: (613) 271-2358 Fax: (613) 271-2359 Europe Europe Central – Germany Phone: +49 89 829 -1320 Fax: +49 89 834-2734 Europe North – England Phone: +44 1344 486444 Fax: +44 1344 486555 Europe – Israel/Greece Phone: +972 9 9524000 Fax: +972 9 9573732 Europe South – France Phone: +33 1 41 44 36 51 Fax: +33 1 41 44 36 90 Europe Mediterranean – Italy Phone: +39 02 93179911 Fax: +39 02 93179913 Europe – Sweden Phone: +46 (0) 8 5091 4319 Fax: +46 (0) 8 590 041 10 Europe – Finland Phone: +358 (0) 9 85 666 435 Fax: +358 (0) 9 85 666 220 Asia Pacific Taiwan Phone: (886 -2) 2-720-0282 Fax: (886 -2) 2-757- 6760 Australia Phone: (61-2) 9869 4088 Fax: (61-2) 9869 4077 China – Central Phone: 86 -21- 6361-2515 Fax: 86 -21- 6361-2516 China – South Phone: (852) 2 827- 0181 Fax: (852) 2 827- 6488 China – South (Satellite) Phone: (86) 755 -5182495 Fax: (86 ) 755 -5183024 China – North Phone: (86 -10) 8529 - 9777 Fax: (86 -10) 8529 - 9778 India Phone: (91-11) 692-4789 Fax: (91-11) 692 -4712 Korea Phone: (82-2) 565-2880 Fax: (82-2) 565-1440 Korea (Satellite) Phone: (82-53) 745-2880 Fax: (82-53) 745-1440 Singapore Phone: (65) 737 7355 Fax: (65) 737 9077 Japan Phone: (81-3) 5371 1520 Fax: (81-3) 5371 1501 www.conexant.com